

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z4d
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	199
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 33x10b, 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-LBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc564b74b3c9e0x">https://www.e-xfl.com/product-detail/stmicroelectronics/spc564b74b3c9e0x</a>

**Table 1. Device summary**

<b>Package</b>	<b>Part number</b>		
	<b>1.5 MByte</b>	<b>2 MByte</b>	<b>3 MByte</b>
LQFP176	SPC564B64L7 SPC56EC64L7	SPC564B70L7 SPC56EC70L7	SPC564B74L7 SPC56EC74L7
LQFP208	SPC564B64L8 SPC56EC64L8	SPC564B70L8 SPC56EC70L8	SPC564B74L8 SPC56EC74L8
LBGA256	SPC56EC64B3	SPC56EC70B3	SPC56EC74B3

## Contents

<b>1</b>	<b>Introduction</b>	<b>9</b>
1.1	Document Overview	9
1.2	Description	9
1.3	Block diagram	12
<b>2</b>	<b>Package pinouts and signal descriptions</b>	<b>15</b>
2.1	Pad types	18
2.2	System pins	18
2.3	Functional ports	19
<b>3</b>	<b>Electrical Characteristics</b>	<b>51</b>
3.1	Parameter classification	51
3.2	NVUSRO register	51
3.2.1	NVUSRO [PAD3V5V(0)] field description	52
3.2.2	NVUSRO [PAD3V5V(1)] field description	52
3.3	Absolute maximum ratings	52
3.4	Recommended operating conditions	54
3.5	Thermal characteristics	57
3.5.1	Package thermal characteristics	57
3.5.2	Power considerations	58
3.6	I/O pad electrical characteristics	58
3.6.1	I/O pad types	58
3.6.2	I/O input DC characteristics	59
3.6.3	I/O output DC characteristics	60
3.6.4	Output pin transition times	62
3.6.5	I/O pad current specification	63
3.7	RESET electrical characteristics	65
3.8	Power management electrical characteristics	67
3.8.1	Voltage regulator electrical characteristics	67
3.8.2	VDD_BV options	68
3.8.3	Voltage monitor electrical characteristics	69
3.9	Low voltage domain power consumption	70
3.10	Flash memory electrical characteristics	72

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LGA256
PB[0]	PCR[16]	AF0 AF1 AF2 AF3	GPIO[16] CAN0TX E0UC[30] LIN0TX	SIUL FlexCAN_0 eMIOS_0 LINFlexD_0	I/O O I/O I	M/S	Tristate	39	39	L3
PB[1]	PCR[17]	AF0 AF1 AF2 — — —	GPIO[17] — E0UC[31] LIN0RX WKPU[4] CAN0RX	SIUL — eMIOS_0 LINFlexD_0 WKPU FlexCAN_0	I/O — I/O — I I	S	Tristate	40	40	M2
PB[2]	PCR[18]	AF0 AF1 AF2 AF3	GPIO[18] LIN0TX SDA E0UC[30]	SIUL LINFlexD_0 I <sup>2</sup> C eMIOS_0	I/O O I/O I/O	M/S	Tristate	176	208	A2
PB[3]	PCR[19]	AF0 AF1 AF2 AF3 — —	GPIO[19] E0UC[31] SCL — WKPU[11] LIN0RX	SIUL eMIOS_0 I <sup>2</sup> C — WKPU LINFlexD_0	I/O I/O I/O — — I	S	Tristate	1	1	D4
PB[4]	PCR[20]	AF0 AF1 AF2 AF3 — —	GPI[20] — — — ADC0_P[0] ADC1_P[0]	SIUL — — — ADC_0 ADC_1	I — — — I I	I	Tristate	88	104	T16
PB[5]	PCR[21]	AF0 AF1 AF2 AF3 — —	GPI[21] — — — ADC0_P[1] ADC1_P[1]	SIUL — — — ADC_0 ADC_1	I — — — I I	I	Tristate	91	107	N13

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PD[9]	PCR[57]	AF0	GPI[57]	SIUL	I					
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[13]	ADC_0	—			94	114	N16
		—	ADC1_P[13]	ADC_1	I					
PD[10]	PCR[58]	AF0	GPI[58]	SIUL	I					
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[14]	ADC_0	—			95	115	M14
		—	ADC1_P[14]	ADC_1	I					
PD[11]	PCR[59]	AF0	GPI[59]	SIUL	I					
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[15]	ADC_0	—			96	116	M15
		—	ADC1_P[15]	ADC_1	I					
PD[12]	PCR[60]	AF0	GPIO[60]	SIUL	I/O					
		AF1	CS5_0	DSPI_0	O					
		AF2	E0UC[24]	eMIOS_0	I/O					
		AF3	—	—	—					
		—	ADC0_S[4]	ADC_0	I			100	120	L13
PD[13]	PCR[61]	AF0	GPIO[61]	SIUL	I/O					
		AF1	CS0_1	DSPI_1	I/O					
		AF2	E0UC[25]	eMIOS_0	I/O					
		AF3	—	—	—					
		—	ADC0_S[5]	ADC_0	I			102	124	K14
PD[14]	PCR[62]	AF0	GPIO[62]	SIUL	I/O					
		AF1	CS1_1	DSPI_1	O					
		AF2	E0UC[26]	eMIOS_0	I/O					
		AF3	—	—	—					
		ALT4	FR_DBG[0]	Flexray	O			104	126	K13
		—	ADC0_S[6]	ADC_0	I					

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PF[1]	PCR[81]	AF0 AF1 AF2 AF3 —	GPIO[81] E0UC[11] CS4_1 — ADC0_S[9]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O — I	S	Tristate	64	80	T6
PF[2]	PCR[82]	AF0 AF1 AF2 AF3 —	GPIO[82] E0UC[12] CS0_2 — ADC0_S[10]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O I/O — I	S	Tristate	65	81	R6
PF[3]	PCR[83]	AF0 AF1 AF2 AF3 —	GPIO[83] E0UC[13] CS1_2 — ADC0_S[11]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — I	S	Tristate	66	82	R7
PF[4]	PCR[84]	AF0 AF1 AF2 AF3 —	GPIO[84] E0UC[14] CS2_2 — ADC0_S[12]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — I	S	Tristate	67	83	R8
PF[5]	PCR[85]	AF0 AF1 AF2 AF3 —	GPIO[85] E0UC[22] CS3_2 — ADC0_S[13]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — I	S	Tristate	68	84	P8
PF[6]	PCR[86]	AF0 AF1 AF2 AF3 —	GPIO[86] E0UC[23] CS1_1 — ADC0_S[14]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O — I	S	Tristate	69	85	N8
PF[7]	PCR[87]	AF0 AF1 AF2 AF3 —	GPIO[87] — CS2_1 — ADC0_S[15]	SIUL — DSPI_1 — ADC_0	I/O — O — I	S	Tristate	70	86	P9

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LGA256
PI[0]	PCR[128]	AF0 AF1 AF2 AF3	GPIO[128] E0UC[28] LIN8TX —	SIUL eMIOS_0 LINFlexD_8 —	I/O I/O O —	S	Tristate	172	196	C5
PI[1]	PCR[129]	AF0 AF1 AF2 AF3 — —	GPIO[129] E0UC[29] — — WKPU[24] LIN8RX	SIUL eMIOS_0 — — WKPU LINFlexD_8	I/O I/O — — I I	S	Tristate	171	195	A4
PI[2]	PCR[130]	AF0 AF1 AF2 AF3	GPIO[130] E0UC[30] LIN9TX —	SIUL eMIOS_0 LINFlexD_9 —	I/O I/O O —	S	Tristate	170	194	D6
PI[3]	PCR[131]	AF0 AF1 AF2 AF3 — —	GPIO[131] E0UC[31] — — WKPU[23] LIN9RX	SIUL eMIOS_0 — — WKPU LINFlexD_9	I/O I/O — — I I	S	Tristate	169	193	B5
PI[4]	PCR[132]	AF0 AF1 AF2 AF3	GPIO[132] E1UC[28] SOUT_4 —	SIUL eMIOS_1 DSPI_4 —	I/O I/O O —	M/S	Tristate	143	167	A12
PI[5]	PCR[133]	AF0 AF1 AF2 AF3 ALT4	GPIO[133] E1UC[29] SCK_4 CS2_5 CS2_6	SIUL eMIOS_1 DSPI_4 DSPI_5 DSPI_6	I/O I/O I/O O O	M/S	Tristate	142	166	D12
PI[6]	PCR[134]	AF0 AF1 AF2 AF3 ALT4	GPIO[134] E1UC[30] CS0_4 CS0_5 CS0_6	SIUL eMIOS_1 DSPI_4 DSPI_5 DSPI_6	I/O I/O I/O I/O I/O	S	Tristate	11	11	D2

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PJ[3]	PCR[147]	AF0 AF1 AF2 AF3 —	GPIO[147] CS1_5 CS1_6 CS1_7 ADC0_S[27]	SIUL DSPI_5 DSPI_6 DSPI_7 ADC_0	I/O O O O I	S	Tristate	71	87	P10
PJ[4]	PCR[148]	AF0 AF1 AF2 AF3	GPIO[148] SCK_5 E1UC[18] —	SIUL DSPI_5 eMIOS_1 —	I/O I/O I/O —	M/S	Tristate	5	5	D3
PJ[5]	PCR[149]	AF0 AF1 AF2 AF3 —	GPIO[149] — — — ADC0_S[28]	SIUL — — — ADC_0	I/O — — — I	S	Tristate	—	113	N12
PJ[6]	PCR[150]	AF0 AF1 AF2 AF3 —	GPIO[150] — — — ADC0_S[29]	SIUL — — — ADC_0	I/O — — — I	S	Tristate	—	112	N15
PJ[7]	PCR[151]	AF0 AF1 AF2 AF3 —	GPIO[151] — — — ADC0_S[30]	SIUL — — — ADC_0	I/O — — — I	S	Tristate	—	111	P16
PJ[8]	PCR[152]	AF0 AF1 AF2 AF3 —	GPIO[152] — — — ADC0_S[31]	SIUL — — — ADC_0	I/O — — — I	S	Tristate	—	110	P15
PJ[9]	PCR[153]	AF0 AF1 AF2 AF3 —	GPIO[153] — — — ADC1_S[8]	SIUL — — — ADC_1	I/O — — — I	S	Tristate	—	68	P5

Table 9. Absolute maximum ratings (continued)

Symbol	Parameter	Conditions	Value		Unit
			Min	Max	
$V_{RC\_CTRL}^{(2)}$		Base control voltage for external BCP68 NPN device	Relative to $V_{DD\_LV}$	0	$V_{DD\_LV} + 1$
$V_{SS\_ADC}$	S R	Voltage on $V_{SS\_HV\_ADC0}$ , $V_{SS\_HV\_ADC1}$ (ADC reference) pin with respect to ground ( $V_{SS\_HV}$ )	—	$V_{SS\_HV} - 0.1$	$V_{SS\_HV} + 0.1$
$V_{DD\_HV\_ADC0}$	S R	Voltage on $V_{DD\_HV\_ADC0}$ with respect to ground ( $V_{SS\_HV}$ )	—	-0.3	6.0
			Relative to $V_{DD\_HV\_A}^{(3)}$	$V_{DD\_HV\_A} - 0.3$	$V_{DD\_HV\_A} + 0.3$
$V_{DD\_HV\_ADC1}^{(4)}$	S R	Voltage on $V_{DD\_HV\_ADC1}$ with respect to ground ( $V_{SS\_HV}$ )	—	-0.3	6.0
			Relative to $V_{DD\_HV\_A}^2$	$V_{DD\_HV\_A} - 0.3$	$V_{DD\_HV\_A} + 0.3$
$V_{IN}$	S R	Voltage on any GPIO pin with respect to ground ( $V_{SS\_HV}$ )	Relative to $V_{DD\_HV\_A/HV\_B}$	$V_{DD\_HV\_A/HV\_B} - 0.3$	$V_{DD\_HV\_A/HV\_B} + 0.3$
$I_{INJPAD}$	S R	Injected input current on any pin during overload condition	—	-10	10
$I_{INJSUM}$	S R	Absolute sum of all injected input currents during overload condition	—	-50	50
$I_{AVGSEG}^{(5)}$	S R	Sum of all the static I/O current within a supply segment ( $V_{DD\_HV\_A}$ or $V_{DD\_HV\_B}$ )	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$		70
			$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$		64
$T_{STORAGE}$	S R	Storage temperature	—	-55 <sup>(6)</sup>	150
					°C

1.  $V_{DD\_HV\_B}$  can be independently controlled from  $V_{DD\_HV\_A}$ . These can ramp up or ramp down in any order. Design is robust against any supply order.
2. This voltage is internally generated by the device and no external voltage should be supplied.
3. Both the relative and the fixed conditions must be met. For instance: If  $V_{DD\_HV\_A}$  is 5.9 V,  $V_{DD\_HV\_ADC0}$  maximum value is 6.0 V then, despite the relative condition, the max value is  $V_{DD\_HV\_A} + 0.3 = 6.2$  V.
4. PA3, PA7, PA10, PA11 and PE12 ADC\_1 channels are coming from  $V_{DD\_HV\_B}$  domain hence  $V_{DD\_HV\_ADC1}$  should be within  $\pm 300$  mV of  $V_{DD\_HV\_B}$  when these channels are used for ADC\_1.
5. Any temperature beyond 125 °C should limit the current to 50 mA (max).
6. This is the storage temperature for the flash memory.

**Note:** *Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{IN} > V_{DD\_HV\_A/HV\_B}$  or  $V_{IN} < V_{SS\_HV}$ ), the voltage on pins with respect to ground ( $V_{SS\_HV}$ ) must not exceed the recommended values.*

**Table 18. FAST configuration output buffer electrical characteristics**

Symbol	C	Parameter	Conditions <sup>(1),(2)</sup>	Value			Unit	
				Min	Typ	Max		
V <sub>OH</sub>	CC	P	Output high level FAST configuration	I <sub>OH</sub> = -14 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	0.8V <sub>DD</sub>	—	—	V
		C		I <sub>OH</sub> = -7 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(3)</sup>	0.8V <sub>DD</sub>	—	—	
		C		I <sub>OH</sub> = -11 mA, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	V <sub>DD</sub> - 0.8	—	—	
V <sub>OL</sub>	CC	P	Output low level FAST configuration	I <sub>OL</sub> = 14 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	—	—	0.1V <sub>DD</sub>	V
		C		I <sub>OL</sub> = 7 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(3)</sup>	—	—	0.1V <sub>DD</sub>	
		C		I <sub>OL</sub> = 11 mA, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	—	—	0.5	

1. V<sub>DD</sub> = 3.3 V ± 10 % / 5.0 V ± 10 %, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. V<sub>DD</sub> as mentioned in the table is V<sub>DD\_HV\_A</sub>/V<sub>DD\_HV\_B</sub>.

3. The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus outputs (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

### 3.6.4 Output pin transition times

**Table 19. Output pin transition times**

Symbol	C	Parameter	Conditions <sup>(1),(2)</sup>	Value <sup>(3)</sup>			Unit		
				Min	Typ	Max			
T <sub>tr</sub>	CC	D	Output transition time output pin <sup>(4)</sup> SLOW configuration	C <sub>L</sub> = 25 pF	V <sub>DD</sub> = 5.0 V ± 10 %, PAD3V5V = 0	—	—	50	ns
		T		C <sub>L</sub> = 50 pF		—	—	100	
		D		C <sub>L</sub> = 100 pF		—	—	125	
		D		C <sub>L</sub> = 25 pF	V <sub>DD</sub> = 3.3 V ± 10 %, PAD3V5V = 1	—	—	40	
		T		C <sub>L</sub> = 50 pF		—	—	50	
		D		C <sub>L</sub> = 100 pF		—	—	75	
T <sub>tr</sub>	CC	D	Output transition time output pin <sup>(4)</sup> MEDIUM configuration	C <sub>L</sub> = 25 pF	V <sub>DD</sub> = 5.0 V ± 10 %, PAD3V5V = 0 SIUL.PCRx.SRC = 1	—	—	10	ns
		T		C <sub>L</sub> = 50 pF		—	—	20	
		D		C <sub>L</sub> = 100 pF		—	—	40	
		D		C <sub>L</sub> = 25 pF	V <sub>DD</sub> = 3.3 V ± 10 %, PAD3V5V = 1 SIUL.PCRx.SRC = 1	—	—	12	
		T		C <sub>L</sub> = 50 pF		—	—	25	
		D		C <sub>L</sub> = 100 pF		—	—	40	

Table 21. I/O consumption

Symbol	C	Parameter	Conditions <sup>(1),(2)</sup>	Value <sup>(3)</sup>			Unit	
				Min	Typ	Max		
$I_{SWTSLW}^{(4)}$	C C	D Peak I/O current for SLOW configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$	—	—	19.9	mA
				$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$	—	—	15.5	
$I_{SWTMED}^{(4)}$	C C	D Peak I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$	—	—	28.8	mA
				$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$	—	—	16.3	
$I_{SWTFST}^{(4)}$	C C	D Peak I/O current for FAST configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$	—	—	113.5	mA
				$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$	—	—	52.1	
$I_{RMSSLW}$	C C	D Root mean square I/O current for SLOW configuration	$C_L = 25 \text{ pF}, 2 \text{ MHz}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$	—	—	2.22	mA
			$C_L = 25 \text{ pF}, 4 \text{ MHz}$		—	—	3.13	
			$C_L = 100 \text{ pF}, 2 \text{ MHz}$		—	—	6.54	
			$C_L = 25 \text{ pF}, 2 \text{ MHz}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$	—	—	1.51	
			$C_L = 25 \text{ pF}, 4 \text{ MHz}$		—	—	2.14	
			$C_L = 100 \text{ pF}, 2 \text{ MHz}$		—	—	4.33	
$I_{RMSMED}$	C C	D Root mean square I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}, 13 \text{ MHz}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$	—	—	6.5	mA
			$C_L = 25 \text{ pF}, 40 \text{ MHz}$		—	—	13.32	
			$C_L = 100 \text{ pF}, 13 \text{ MHz}$		—	—	18.26	
			$C_L = 25 \text{ pF}, 13 \text{ MHz}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$	—	—	4.91	
			$C_L = 25 \text{ pF}, 40 \text{ MHz}$		—	—	8.47	
			$C_L = 100 \text{ pF}, 13 \text{ MHz}$		—	—	10.94	
$I_{RMSFST}$	C C	D Root mean square I/O current for FAST configuration	$C_L = 25 \text{ pF}, 40 \text{ MHz}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$	—	—	21.05	mA
			$C_L = 25 \text{ pF}, 64 \text{ MHz}$		—	—	33	
			$C_L = 100 \text{ pF}, 40 \text{ MHz}$		—	—	55.77	
			$C_L = 25 \text{ pF}, 40 \text{ MHz}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$	—	—	14	
			$C_L = 25 \text{ pF}, 64 \text{ MHz}$		—	—	20	
			$C_L = 100 \text{ pF}, 40 \text{ MHz}$		—	—	34.89	
$I_{AVGSEG}$	S R	D Sum of all the static I/O current within a supply segment	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$	—	—	70	mA	
			$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$	—	—	65 <sup>(4)</sup>		

1.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ , unless otherwise specified.

2.  $V_{DD}$  as mentioned in the table is  $V_{DD\_HV\_A}/V_{DD\_HV\_B}$ .

3. All values need to be confirmed during device validation.

4. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

## 3.8 Power management electrical characteristics

### 3.8.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD\_LV}$  from the high voltage supply  $V_{DD\_HV\_A}$ . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through  $V_{DD\_HV\_A}$  power pin.
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the on-chip VREG with an external ballast (BCP68 NPN device). It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
  - LV\_CFLA0/CFLA1: Low voltage supply for the two code Flash modules. It is shorted with LV\_COR through double bonding.
  - LV\_DFLA: Low voltage supply for data Flash module. It is shorted with LV\_COR through double bonding.
  - LV\_PLL: Low voltage supply for FMPLL. It is shorted to LV\_COR through double bonding.

**Figure 8. Voltage regulator capacitance connection**




Table 23. Voltage regulator electrical characteristics (continued)

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value <sup>(2)</sup>			Unit	
				Min	Typ	Max		
I <sub>MREG</sub>	S R	—	Main regulator current provided to V <sub>DD_LV</sub> domain	—	—	350	mA	
I <sub>MREGINT</sub>	C C	D	Main regulator module current consumption	I <sub>MREG</sub> = 200 mA	—	—	2	mA
				I <sub>MREG</sub> = 0 mA	—	—	1	
V <sub>LPREG</sub>	C C	P	Low power regulator output voltage	After trimming T <sub>A</sub> = 25 °C	1.17	1.27	1.32	V
I <sub>LPREG</sub>	S R	—	Low power regulator current provided to V <sub>DD_LV</sub> domain	—	—	50	mA	
I <sub>LPREGINT</sub>	C C	D	Low power regulator module current consumption	I <sub>LPREG</sub> = 15 mA; T <sub>A</sub> = 55 °C	—	—	600	μA
				I <sub>LPREG</sub> = 0 mA; T <sub>A</sub> = 55 °C	—	20	—	
I <sub>VREGREF</sub>	C C	D	Main LVDs and reference current consumption (low power and main regulator switched off)	T <sub>A</sub> = 55 °C	—	2	—	μA
I <sub>VREDLVD12</sub>	C C	D	Main LVD current consumption (switch-off during standby)	T <sub>A</sub> = 55 °C	—	1	—	μA
I <sub>DD_HV_A</sub>	C C	D	In-rush current on V <sub>DD_BV</sub> during power-up	—	—	600 <sup>(3)</sup>	mA	

1. V<sub>DD\_HV\_A</sub> = 3.3 V ± 10 % / 5.0 V ± 10 %, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Inrush current is seen more like steps of 600 mA peak. The startup of the regulator happens in steps of 50 mV in ~25 steps to reach ~1.2 V V<sub>DD\_LV</sub>. Each step peak current is within 600 mA

### 3.8.3 Voltage monitor electrical characteristics

The device implements a Power-on Reset module to ensure correct power-up initialization, as well as four low voltage detectors to monitor the V<sub>DD\_HV\_A</sub> and the V<sub>DD\_LV</sub> voltage while device is supplied:

- POR monitors V<sub>DD\_HV\_A</sub> during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V<sub>DD\_HV\_A</sub> to ensure device is reset below minimum functional supply
- LVDHV5 monitors V<sub>DD\_HV\_A</sub> when application uses device in the 5.0 V±10 % range
- LVDLVCOR monitors power domain No. 1 (PD1)
- LVDLVBKP monitors power domain No. 0 (PD0). VDD\_LV is same as PD0 supply.

Note: When enabled, PD2 (RAM retention) is monitored through LVD\_DIGBKP.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

**Table 29. Flash memory read access timing<sup>(1)</sup>**

Symbol	C	Parameter	Conditions <sup>(2)</sup>		Frequency range	Unit
			Code flash memory	Data flash memory		
$f_{\text{READ}}$	CC	Maximum frequency for Flash reading	5 wait states	13 wait states	120 — 100	MHz
			4 wait states	11 wait states	100 — 80	
			3 wait states	9 wait states	80 — 64	
			2 wait states	7 wait states	64 — 40	
			1 wait states	4 wait states	40 — 20	
			0 wait states	2 wait states	20 — 0	

1. Max speed is the maximum speed allowed including PLL frequency modulation (FM).

2.  $V_{\text{DD}} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ , unless otherwise specified.

### 3.10.2 Flash memory power supply DC characteristics

*Table 30* shows the flash memory power supply DC characteristics on external supply.

**Table 30. Flash memory power supply DC electrical characteristics**

Symbol	Parameter	Conditions <sup>(1)</sup>	Value <sup>(2)</sup>			Unit
			Min	Typ	Max	
$I_{\text{CFREAD}}^{(3)}$	C Sum of the current consumption on $V_{\text{DD\_HV\_A}}$ on read access	Flash memory module read $f_{\text{CPU}} = 120 \text{ MHz} + 2\%^{(4)}$	Code flash memory		33	mA
$I_{\text{DFREAD}}^{(3)}$			Data flash memory		13	
$I_{\text{CFMOD}}^{(3)}$	C Sum of the current consumption on $V_{\text{DD\_HV\_A}}$ (program/erase)	Program/Erase on-going while reading flash memory registers $f_{\text{CPU}} = 120 \text{ MHz} + 2\%^{(4)}$	Code flash memory		52	mA
$I_{\text{DFMOD}}^{(3)}$			Data flash memory		13	
$I_{\text{CFLPW}}^{(3)}$	C Sum of the current consumption on $V_{\text{DD\_HV\_A}}$ during flash memory low power mode		Code flash memory		1.1	mA
$I_{\text{CFPWD}}^{(3)}$			Code flash memory		150	
$I_{\text{DFPWD}}^{(3)}$	C Sum of the current consumption on $V_{\text{DD\_HV\_A}}$ during flash memory power down mode		Data flash memory		150	$\mu\text{A}$

1.  $V_{\text{DD}} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ , unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Data based on characterization results, not tested in production.

4.  $f_{\text{CPU}} 120 \text{ MHz} + 2\%$  can be achieved over full temperature  $125^\circ\text{C}$  ambient,  $150^\circ\text{C}$  junction temperature.

### 3.10.3 Flash memory start-up/switch-off timings

Table 31. Start-up time/Switch-off time

Symbol	C	Parameter	Conditions (1)	Value			Unit
				Min	Typ	Max	
$T_{FLARSTEXIT}$	C C	Delay for flash memory module to exit reset mode	Code flash memory Data flash memory	—	—	—	125  μs
				—	—	—	
$T_{FLALPEXIT}$	C C	Delay for flash memory module to exit low-power mode	Code flash memory	—	—	—	0.5
$T_{FLAPDEXIT}$	C C	Delay for flash memory module to exit power-down mode	Code flash memory Data flash memory	—	—	—	30
				—	—	—	
$T_{FLALPENTR}$	C C	Delay for flash memory module to enter low-power mode	Code flash memory	—	—	—	0.5

1.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40 \text{ to } 125^\circ\text{C}$ , unless otherwise specified.

## 3.11 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

### 3.11.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and pre-qualification tests in relation with the EMC level requested for the application.

- Software recommendations – The software flowchart must include the management of runaway conditions such as:
  - Corrupted program counter
  - Unexpected reset
  - Critical data corruption (control registers)
- Pre-qualification trials – Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note *Software Techniques For Improving Microcontroller EMC Performance* (AN1015)).

**Table 36. Fast external crystal oscillator (4 to 40 MHz) electrical characteristics (continued)**

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value <sup>(2)</sup>			Unit
				Min	Typ	Max	
V <sub>IH</sub>	SR	P Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V <sub>DD_HV_A</sub>	—	V <sub>DD_HV_A</sub> + 0.4	V
V <sub>IL</sub>	SR	P Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.3	—	0.35V <sub>DD_HV_A</sub>	V

1. V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.


2. All values need to be confirmed during device validation.

3. Based on ATE Cz

4. Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals).

### 3.13 Slow external crystal oscillator (32 kHz) electrical characteristics

The device provides a low power oscillator/resonator driver.

**Figure 12. Crystal oscillator and resonator connection scheme**

Note: OSC32K\_XTAL/OSC32K\_EXTAL must not be directly used to drive external circuits.

Table 40. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value <sup>(2)</sup>			Unit
				Min	Typ	Max	
I <sub>FIRCRUN</sub> <sup>(3)</sup>	C C	T Fast internal RC oscillator high frequency current in running mode	T <sub>A</sub> = 25 °C, trimmed	—	—	200	μA
I <sub>FIRCPWD</sub>	C C	D Fast internal RC oscillator high frequency current in power down mode	T <sub>A</sub> = 25 °C	—	—	100	nA
			T <sub>A</sub> = 55 °C	—	—	200	nA
			T <sub>A</sub> = 125 °C	—	—	1	μA
I <sub>FIRCSTOP</sub>	C C	T Fast internal RC oscillator high frequency and system clock current in stop mode	T <sub>A</sub> = 25 °C	sysclk = off	—	500	—
				sysclk = 2 MHz	—	600	—
				sysclk = 4 MHz	—	700	—
				sysclk = 8 MHz	—	900	—
				sysclk = 16 MHz	—	1250	—
T <sub>FIRCSU</sub>	C C	Fast internal RC oscillator start-up time	T <sub>A</sub> = 55 °C	V <sub>DD</sub> = 5.0 V ± 10%	—	—	2.0
				V <sub>DD</sub> = 3.3 V ± 10%	—	—	5
			T <sub>A</sub> = 125 °C	V <sub>DD</sub> = 5.0 V ± 10%	—	—	2.0
				V <sub>DD</sub> = 3.3 V ± 10%	—	—	5
ΔFIRCPRE	C C	C Fast internal RC oscillator precision after software trimming of f <sub>FIRC</sub>	T <sub>A</sub> = 25 °C	—1	—	+1	%
ΔFIRCTRIM	C C	C Fast internal RC oscillator trimming step	T <sub>A</sub> = 25 °C	—	1.6	—	%
ΔFIRCVAR	C C	C Fast internal RC oscillator variation over temperature and supply with respect to f <sub>FIRC</sub> at T <sub>A</sub> = 25 °C in high-frequency configuration	—	—5	—	+5	%

1. V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being  $C_S$  and  $C_{P2}$  substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1MHz, with  $C_S + C_{P2}$  equal to 3pF, a resistance of 330KΩ is obtained ( $R_{EQ} = 1 / (f_C \cdot (C_S + C_{P2}))$ ), where  $f_C$  represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on  $C_S + C_{P2}$ ) and the sum of  $R_S + R_F$ , the external circuit must be designed to respect the following relation

#### Equation 4

$$V_A \cdot \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2} \text{ LSB}$$

The formula above provides a constraint for external network design, in particular on resistive path.

**Figure 16. Input equivalent circuit (precise channels)**




Table 50. DSPI timing (continued)

Spec	Characteristic	Symbol	Value		Unit
			Min	Max	
—	Slave Setup Time (SS active to SCK setup time)	$t_{SUSS}$	5	—	ns
—	Slave Hold Time (SS active to SCK hold time)	$t_{HSS}$	10	—	ns
5	Slave Access Time (SS active to SOUT valid) <sup>(4)</sup>	$t_A$	—	42	ns
6	Slave SOUT Disable Time (SS inactive to SOUT High-Z or invalid)	$t_{DIS}$	—	25	ns
7	CSx to PCSS time	$t_{PCSC}$	0	—	ns
8	PCSS to PCSx time	$t_{PASC}$	0	—	ns
9	Data Setup Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) <sup>(5)</sup> Master (MTFE = 1, CPHA = 1)	$t_{SUI}$	36 5 36 36	— — — —	ns ns ns ns
10	Data Hold Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) <sup>(5)</sup> Master (MTFE = 1, CPHA = 1)	$t_{HI}$	0 4 0 0	— — — —	ns ns ns ns
11	Data Valid (after SCK edge) Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	$t_{SUO}$	— — — —	12 37 12 12	ns ns ns ns
12	Data Hold Time for Outputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	$t_{HO}$	0 <sup>(6)</sup> 9.5 0 <sup>(7)</sup> 0 <sup>(8)</sup>	— — — —	ns ns ns ns

- This value of this parameter is dependent upon the external device delays and the other parameters mentioned in this table.
- The maximum value is programmable in DSPI\_CTARn[PSSCK] and DSPI\_CTARn[CSSCK]. For SPC564B74 and SPC56EC74, the spec value of  $t_{CSC}$  will be attained only if  $T_{DSPI} \times PSSCK \times CSSCK > \Delta t_{CSC}$ .
- The maximum value is programmable in DSPI\_CTARn[PASC] and DSPI\_CTARn[ASC]. For SPC564B74 and SPC56EC74, the spec value of  $t_{ASC}$  will be attained only if  $T_{DSPI} \times PASC \times ASC > \Delta t_{ASC}$ .
- The parameter value is obtained from  $t_{SUSS}$  and  $t_{SUO}$  for slave.
- This number is calculated assuming the SMPL\_PT bitfield in DSPI\_MCR is set to 0b00.
- For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 0) is -2 ns.
- For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 1, CPHA = 0) is -2 n.
- For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 1, CPHA = 1) is -2 ns.

Figure 27. DSPI classic SPI timing—slave, CPHA = 0



Note: Numbers shown reference [Table 50](#).

Figure 28. DSPI classic SPI timing—slave, CPHA = 1

Note: Numbers shown reference [Table 50](#).

**Table 57. Revision history (continued)**

Date	Revision	Changes
01-Dec-2011	4	<ul style="list-style-type: none"> <li>– Interchanged the denominator with numerator in Equation 11 of Input impedance and ADC accuracy section</li> <li>– Removed the note (All ADC conversion characteristics described in the table below are applicable only for the precision channels. The data for semi-precision and extended channels is awaited and same will be subsequently updated in later revs.) in the ADC electrical characteristics section.</li> <li>– In <a href="#">Table 49</a> (On-chip peripherals current consumption). Replaced IDD_HV_ADC with IDD_HV_ADC0 and IDD_HV_ADC1 values as per ADC specs</li> <li>– In <a href="#">Table 43</a>, the minimum sample time of ADC0 changed to 500 at 32 MHz</li> <li>– In <a href="#">Table 43</a>, removed the entry for sample time at 30 MHz</li> <li>– In <a href="#">Table 44</a>, changed TUEX to TUES and INLX to INLS (Extended channels are not supported by the device. So, changed to standard channel.)</li> </ul>
04-Mar-2013	5	<ul style="list-style-type: none"> <li>– Updated the pins 23 and 24 of <a href="#">Figure 2: 176-pin LQFP configuration</a>.</li> <li>– Updated unit of measure in <a href="#">Table 44: Conversion characteristics (12-bit ADC_1)</a></li> <li>– Modified the value to typical value in <a href="#">Table 49: On-chip peripherals current consumption</a></li> <li>– Added footnote to <math>t_{ESRT}</math> parameter in <a href="#">Table 26: Code flash memory—Program and erase specifications</a></li> <li>– Added footnote to <math>t_{ESRT}</math> parameter in <a href="#">Table 27: Data flash memory—Program and erase specifications</a></li> <li>– Updated <a href="#">Table 29: Flash memory read access timing</a>.</li> <li>– Updated Notes 2 and Notes 3 of <a href="#">Table 10: Recommended operating conditions (3.3 V)</a> and <a href="#">Table 11: Recommended operating conditions (5.0 V)</a> respectively.</li> <li>– Updated the footnote1 of <a href="#">Table 10: Recommended operating conditions (3.3 V)</a> and <a href="#">Table 11: Recommended operating conditions (5.0 V)</a></li> <li>– Updated <math>V_{DD\_HV\_A}</math> to <math>V_{DD\_BV}</math> for <math>C_{DEC2}</math> and <math>I_{DD\_HV\_A}</math> in <a href="#">Table 23: Voltage regulator electrical characteristics</a> and deleted footnote3</li> <li>– Updated the dedicated number of channels for 12-bit ADC in family comparison tables</li> <li>– Updated the values of <math>f_{SIRC}</math>, parameters and conditions of <math>\Delta_{SIRCVAR}</math> in <a href="#">Table 41: Slow internal RC oscillator (128 kHz) electrical characteristics</a></li> <li>– Updated second footnote in <a href="#">Table 11: Recommended operating conditions (5.0 V)</a>,</li> <li>– Updated the value of <math>t_{ADC0\_PU}</math> in <a href="#">Table 43: ADC conversion characteristics (10-bit ADC_0)</a></li> <li>– Updated the IDD values in <a href="#">Table 25: Low voltage power domain electrical characteristics</a></li> <li>– Added footnote to <a href="#">Table 25: Low voltage power domain electrical characteristics</a> related to current drawn from <math>V_{DD\_HV\_A}</math> and <math>V_{DD\_HV\_B}</math></li> <li>– Updated entire <a href="#">Section 3.17.1.1: Input impedance and ADC accuracy</a></li> <li>– Updated the values of VLPREG in <a href="#">Table 23: Voltage regulator electrical characteristics</a>.</li> <li>– Updated the values of VLPREG in <a href="#">Table 23: Voltage regulator electrical characteristics</a>.</li> <li>– Added <math>T_A = 25^\circ C</math>, min and max values of <math>V_{MREG}</math> in <a href="#">Table 23: Voltage regulator electrical characteristics</a></li> <li>– Added <math>T_A = 25^\circ C</math>, min and max values of <math>V_{LPREG}</math> in <a href="#">Table 23: Voltage regulator electrical characteristics</a></li> </ul>