



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z4d
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	147
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 27x10b, 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc564b74l7b8e0x

Table 1. Device summary

Package	Part number		
	1.5 MByte	2 MByte	3 MByte
LQFP176	SPC564B64L7 SPC56EC64L7	SPC564B70L7 SPC56EC70L7	SPC564B74L7 SPC56EC74L7
LQFP208	SPC564B64L8 SPC56EC64L8	SPC564B70L8 SPC56EC70L8	SPC564B74L8 SPC56EC74L8
LBGA256	SPC56EC64B3	SPC56EC70B3	SPC56EC74B3

3.10.1	Program/Erase characteristics	72
3.10.2	Flash memory power supply DC characteristics	74
3.10.3	Flash memory start-up/switch-off timings	75
3.11	Electromagnetic compatibility (EMC) characteristics	75
3.11.1	Designing hardened software to avoid noise problems	75
3.11.2	Electromagnetic interference (EMI)	76
3.11.3	Absolute maximum ratings (electrical sensitivity)	76
3.12	Fast external crystal oscillator (4–40 MHz) electrical characteristics	77
3.13	Slow external crystal oscillator (32 kHz) electrical characteristics	80
3.14	FMPLL electrical characteristics	83
3.15	Fast internal RC oscillator (16 MHz) electrical characteristics	83
3.16	Slow internal RC oscillator (128 kHz) electrical characteristics	85
3.17	ADC electrical characteristics	85
3.17.1	Introduction	85
3.18	Fast Ethernet Controller	96
3.18.1	MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)	96
3.18.2	MII Transmit Signal Timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)	97
3.18.3	MII Async Inputs Signal Timing (CRS and COL)	97
3.18.4	MII Serial Management Channel Timing (MDIO and MDC)	98
3.19	On-chip peripherals	99
3.19.1	Current consumption	99
3.19.2	DSPI characteristics	100
3.19.3	Nexus characteristics	106
3.19.4	JTAG characteristics	108
4	Package characteristics	110
4.1	ECOPACK®	110
4.2	Package mechanical data	110
4.2.1	LQFP176 package mechanical drawing	110
4.2.2	LQFP208 package mechanical drawing	112
4.2.3	LBGA256 package mechanical drawing	114
5	Ordering information	116
Appendix A Abbreviations		117

Table 2. SPC564Bxx and SPC56ECxx family comparison⁽¹⁾ (continued)

Feature	SPC564B64		SPC56EC64			SPC564B70		SPC56EC70			SPC564B74		SPC56EC74		
Package	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256
FlexRay	Yes														
STCU ⁽¹¹⁾	Yes														
Ethernet	No		Yes			No		Yes			No		Yes		
I ² C	1														
32 kHz oscillator (SXOSC)	Yes														
GPIO ⁽¹²⁾	147	177	147	177	199	147	177	147	177	199	147	177	147	177	199
Debug	JTAG				Nexus 3+	JTAG				Nexus 3+	JTAG				Nexus 3+
Cryptographic Services Engine (CSE)	Optional														

1. Feature set dependent on selected peripheral multiplexing; table shows example.
2. Based on 125 °C ambient operating temperature and subject to full device characterization.
3. The e200z0h can run at speeds up to 80 MHz. However, if system frequency is >80 MHz (e.g., e200z4d running at 120 MHz) the e200z0h needs to run at 1/2 system frequency. There is a configurable e200z0 system clock divider for this purpose.
4. DMAMUX also included that allows for software selection of 32 out of a possible 57 sources.
5. Not shared with 12-bit ADC, but possibly shared with other alternate functions.
6. There are 23 dedicated ANS plus 4 dedicated ANX channels on LQFP176. For higher pin count packages, there are 29 dedicated ANS plus 4 dedicated ANX channels.
7. 16x precision channels (ANP) and 3x standard (ANS).
8. Not shared with 10-bit ADC, but possibly shared with other alternate functions.
9. As a minimum, all timer channels can function as PWM or Input Capture and Output Control. Refer to the eMIOS section of the device reference manual for information on the channel configuration and functions.
10. CAN Sampler also included that allows ID of CAN message to be captured when in low power mode.
11. STCU controls MBIST activation and reporting.
12. Estimated I/O count for proposed packages based on multiplexing with peripherals.

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LPGA256
PF[1]	PCR[81]	AF0 AF1 AF2 AF3 —	GPIO[81] E0UC[11] CS4_1 — ADC0_S[9]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O — I	S	Tristate	64	80	T6
PF[2]	PCR[82]	AF0 AF1 AF2 AF3 —	GPIO[82] E0UC[12] CS0_2 — ADC0_S[10]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O I/O — I	S	Tristate	65	81	R6
PF[3]	PCR[83]	AF0 AF1 AF2 AF3 —	GPIO[83] E0UC[13] CS1_2 — ADC0_S[11]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — I	S	Tristate	66	82	R7
PF[4]	PCR[84]	AF0 AF1 AF2 AF3 —	GPIO[84] E0UC[14] CS2_2 — ADC0_S[12]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — I	S	Tristate	67	83	R8
PF[5]	PCR[85]	AF0 AF1 AF2 AF3 —	GPIO[85] E0UC[22] CS3_2 — ADC0_S[13]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — I	S	Tristate	68	84	P8
PF[6]	PCR[86]	AF0 AF1 AF2 AF3 —	GPIO[86] E0UC[23] CS1_1 — ADC0_S[14]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O — I	S	Tristate	69	85	N8
PF[7]	PCR[87]	AF0 AF1 AF2 AF3 —	GPIO[87] — CS2_1 — ADC0_S[15]	SIUL — DSPI_1 — ADC_0	I/O — O — I	S	Tristate	70	86	P9

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PG[10]	PCR[106]	AF0 AF1 AF2 AF3 —	GPIO[106] E0UC[24] E1UC[31] — SIN_4	SIUL eMIOS_0 eMIOS_1 — DSPI_4	I/O I/O I/O — I	S	Tristate	138	162	B13
PG[11]	PCR[107]	AF0 AF1 AF2 AF3	GPIO[107] E0UC[25] CS0_4 CS0_6	SIUL eMIOS_0 DSPI_4 DSPI_6	I/O I/O I/O I/O	M/S	Tristate	139	163	A16
PG[12]	PCR[108]	AF0 AF1 AF2 AF3 ALT4	GPIO[108] E0UC[26] SOUT_4 — TXD[2]	SIUL eMIOS_0 DSPI_4 — FEC	I/O I/O O — O	M/S	Tristate	116	140	F15
PG[13]	PCR[109]	AF0 AF1 AF2 AF3 ALT4	GPIO[109] E0UC[27] SCK_4 — TXD[3]	SIUL eMIOS_0 DSPI_4 — FEC	I/O I/O I/O — O	M/S	Tristate	115	139	F16
PG[14]	PCR[110]	AF0 AF1 AF2 AF3 —	GPIO[110] E1UC[0] LIN8TX — SIN_6	SIUL eMIOS_1 LINFlexD_8 — DSPI_6	I/O I/O O — I	S	Tristate	134	158	C13
PG[15]	PCR[111]	AF0 AF1 AF2 AF3 —	GPIO[111] E1UC[1] SOUT_6 — LIN8RX	SIUL eMIOS_1 DSPI_6 — LINFlexD_8	I/O I/O O — I	M/S	Tristate	135	159	D13
PH[0]	PCR[112]	AF0 AF1 AF2 AF3 ALT4 —	GPIO[112] E1UC[2] — — TXD[1] SIN_1	SIUL eMIOS_1 — — FEC DSPI_1	I/O I/O — — O I	M/S	Tristate	117	141	E15

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PH[1]	PCR[113]	AF0 AF1 AF2 AF3 ALT4	GPIO[113] E1UC[3] SOUT_1 — TXD[0]	SIUL eMIOS_1 DSPI_1 — FEC	I/O I/O O — O	M/S	Tristate	118	142	F13
PH[2]	PCR[114]	AF0 AF1 AF2 AF3 ALT4	GPIO[114] E1UC[4] SCK_1 — TX_EN	SIUL eMIOS_1 DSPI_1 — FEC	I/O I/O I/O — O	M/S	Tristate	119	143	D16
PH[3]	PCR[115]	AF0 AF1 AF2 AF3 ALT4	GPIO[115] E1UC[5] CS0_1 — TX_ER	SIUL eMIOS_1 DSPI_1 — FEC	I/O I/O I/O — O	M/S	Tristate	120	144	F14
PH[4]	PCR[116]	AF0 AF1 AF2 AF3	GPIO[116] E1UC[6] SOUT_7 —	SIUL eMIOS_1 DSPI_7 —	I/O I/O O —	M/S	Tristate	162	186	D7
PH[5]	PCR[117]	AF0 AF1 AF2 AF3 —	GPIO[117] E1UC[7] — — SIN_7	SIUL eMIOS_1 — — DSPI_7	I/O I/O — — I	S	Tristate	163	187	B7
PH[6]	PCR[118]	AF0 AF1 AF2 AF3	GPIO[118] E1UC[8] SCK_7 MA[2]	SIUL eMIOS_1 DSPI_7 ADC_0	I/O I/O I/O O	M/S	Tristate	164	188	C7
PH[7]	PCR[119]	AF0 AF1 AF2 AF3 ALT4	GPIO[119] E1UC[9] CS3_2 MA[1] CS0_7	SIUL eMIOS_1 DSPI_2 ADC_0 DSPI_7	I/O I/O O O I/O	M/S	Tristate	165	189	C6

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PK[7]	PCR[167]	AF0	GPIO[167]	SIUL	I/O	M/S	Tristate	—	47	M7
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	CAN3RX	FlexCAN_3	I					
PK[8]	PCR[168]	—	LIN3RX	LINFlexD_3	I					
		AF0	GPIO[168]	SIUL	I/O	M/S	Tristate	—	48	M8
		AF1	CAN3TX	FlexCAN_3	O					
		AF2	LIN3TX	LINFlexD_3	O					
		AF3	—	—	—					
PK[9]	PCR[169]	AF0	GPIO[169]	SIUL	I/O	M/S	Tristate	—	197	E8
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	SIN_4	DSPI_4	I					
PK[10]	PCR[170]	AF0	GPIO[170]	SIUL	I/O	M/S	Tristate	—	198	E7
		AF1	SOUT_4	DSPI_4	O					
		AF2	—	—	—					
		AF3	—	—	—					
PK[11]	PCR[171]	AF0	GPIO[171]	SIUL	I/O	M/S	Tristate	—	199	F8
		AF1	SCK_4	DSPI_4	I/O					
		AF2	—	—	—					
		AF3	—	—	—					
PK[12]	PCR[172]	AF0	GPIO[172]	SIUL	I/O	M/S	Tristate	—	200	G12
		AF1	CS0_4	DSPI_4	I/O					
		AF2	—	—	—					
		AF3	—	—	—					
PK[13]	PCR[173]	AF0	GPIO[173]	SIUL	I/O	M/S	Tristate	—	201	H12
		AF1	CS3_6	DSPI_6	O					
		AF2	CS2_7	DSPI_7	O					
		AF3	SCK_1	DSPI_1	I/O					
		—	CAN3RX	FlexCAN_3	I					

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PL[6]	PCR[182]	AF0 AF1 AF2 AF3	GPIO[182] — MDO4 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	—	—	K5
PL[7]	PCR[183]	AF0 AF1 AF2 AF3	GPIO[183] — MDO5 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	—	—	L5
PL[8]	PCR[184]	AF0 AF1 AF2 AF3 —	GPIO[184] — — — EVTI	SIUL — — — Nexus	I/O — — — I	S	Pull-up	—	—	M9
PL[9]	PCR[185]	AF0 AF1 AF2 AF3	GPIO[185] — MSEO —	SIUL — Nexus —	I/O — O —	M/S	Tristate	—	—	M10
PL[10]	PCR[186]	AF0 AF1 AF2 AF3	GPIO[186] — MCKO —	SIUL — Nexus —	I/O — O —	F/S	Tristate	—	—	M11
PL[11]	PCR[187]	AF0 AF1 AF2 AF3	GPIO[187] — — —	SIUL — — —	I/O — — —	M/S	Tristate	—	—	M12
PL[12]	PCR[188]	AF0 AF1 AF2 AF3	GPIO[188] — EVTO —	SIUL — Nexus —	I/O — O —	M/S	Tristate	—	—	F11
PL[13]	PCR[189]	AF0 AF1 AF2 AF3	GPIO[189] — MDO6 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	—	—	F10

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PL[14]	PCR[190]	AF0 AF1 AF2 AF3	GPIO[190] — MDO7 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	—	—	E12
PL[15]	PCR[191]	AF0 AF1 AF2 AF3	GPIO[191] — MDO8 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	—	—	E11
PM[0]	PCR[192]	AF0 AF1 AF2 AF3	GPIO[192] — MDO9 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	—	—	E10
PM[1]	PCR[193]	AF0 AF1 AF2 AF3	GPIO[193] — MDO10 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	—	—	E9
PM[2]	PCR[194]	AF0 AF1 AF2 AF3	GPIO[194] — MDO11 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	—	—	F12
PM[3]	PCR[195]	AF0 AF1 AF2 AF3	GPIO[195] — — —	SIUL — — —	I/O — — —	M/S	Tristate	—	—	K12
PM[4]	PCR[196]	AF0 AF1 AF2 AF3	GPIO[196] — — —	SIUL — — —	I/O — — —	M/S	Tristate	—	—	L12

8. Guaranteed by device validation.

Note: SRAM retention guaranteed to LVD levels.

3.5 Thermal characteristics

3.5.1 Package thermal characteristics

Table 12. LQFP thermal characteristics⁽¹⁾

Symbol		C	Parameter	Conditions ⁽²⁾	Pin count	Value ⁽³⁾			Unit
						Min	Typ	Max	
R _{θJA}	CC	D	Thermal resistance, junction-to-ambient natural convection	Single-layer board—1s	176	—	—	44.4 ⁽⁴⁾	°C/W
					208	—	—	43	°C/W
R _{θJA}	CC	D	Thermal resistance, junction-to-ambient natural convection	Four-layer board—2s2p ⁽⁵⁾	176	—	—	36.1	°C/W
					208	—	—	33.9	°C/W

- Thermal characteristics are targets based on simulation that are subject to change per device characterization.
- V_{DD} = 3.3 V ± 10 % / 5.0 V ± 10 %, T_A = -40 to 125 °C.
- All values need to be confirmed during device validation.
- 1s board as per standard JEDEC (JESD51-7) in natural convection.
- 2s2p board as per standard JEDEC (JESD51-7) in natural convection.

Table 13. LBGA256 thermal characteristics⁽¹⁾

Symbol		C	Parameter	Conditions	Value	Unit
R _{θJA}	CC	—	Thermal resistance, junction-to-ambient natural convection	Single-layer board—1s	44.3	°C/W
				Four-layer board—2s2p	31	

- Thermal characteristics are targets based on simulation that are subject to change per device characterization.

9. Subject to change, Configuration: 1 × e200z4d + 4 kbit/s Cache, 1 × e200z0h (1/2 system frequency), CSE, 1 × eDMA (10 ch.), 6 × FlexCAN (4 × 500 kbit/s, 2 × 125 kbit/s), 4 × LINFlexD (20 kbit/s), 6 × DSPI (2 × 2 Mbit/s, 3 × 4 Mbit/s, 1 × 10 Mbit/s), 16 × Timed I/O, 16 × ADC Input, 1 × FlexRay (2 ch., 10 Mbit/s), 1 × FEC (100 Mbit/s), 1 × RTC, 4 PIT channels, 1 × SWT, 1 × STM. For lower pin count packages reduce the amount of timed I/O's and ADC channels. RUN current measured with typical application with accesses on both code flash and RAM.
10. This value is obtained from limited sample set.
11. Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz ON. 16 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but no reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3-9 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]-PA[11] and PC[12]-PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication, instance: 1-7 clocks gated). RTC/API ON. PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
12. Only for the "P" classification: No clock, FIRC 16 MHz OFF, SIRC128 kHz ON, PLL OFF, HPVreg OFF, LPVreg ON. All possible peripherals off and clock gated. Flash in power down mode.
13. Only for the "P" classification: LPreg ON, HPVreg OFF, 96 KB RAM ON, device configured for minimum consumption, all possible modules switched-off. Measurement condition assumes $T_j = T_a$.
14. LPreg ON, HPVreg OFF, 64 KB RAM ON, device configured for minimum consumption, all possible modules switched-off. Measurement condition assumes $T_j = T_a$.
15. LPreg ON, HPVreg OFF, 8 KB RAM ON, device configured for minimum consumption, all possible modules switched OFF. Measurement condition assumes $T_j = T_a$.

3.10 Flash memory electrical characteristics

3.10.1 Program/Erase characteristics

Table 26 shows the code flash memory program and erase characteristics.

Table 26. Code flash memory—Program and erase specifications

Symbol	C	Parameter	Value				Unit
			Min	Typ ⁽¹⁾	Initial max ⁽²⁾	Max ⁽³⁾	
$T_{\text{dwp}}_{\text{program}}$	C	Double word (64 bits) program time ⁽⁴⁾	—	18	50	500	μs
$T_{16\text{Kp}}_{\text{perase}}$		16 KB block pre-program and erase time	—	200	500	5000	ms
$T_{32\text{Kp}}_{\text{perase}}$		32 KB block pre-program and erase time	—	300	600	5000	ms
$T_{128\text{Kp}}_{\text{perase}}$		128 KB block pre-program and erase time	—	600	1300	5000	ms
T_{eslat}	C	D Erase Suspend Latency	—	—	30	30	μs
$t_{\text{ESRT}}^{(5)}$	C	Erase Suspend Request Rate	20	—	—	—	ms
t_{PABT}	D	Program Abort Latency	—	—	10	10	μs
t_{EAPT}	D	Erase Abort Latency	—	—	30	30	μs

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
4. Actual hardware programming times. This does not include software overhead.
5. It is Time between erase suspend resume and the next erase suspend request.

Table 27 shows the data flash memory program and erase characteristics.

Figure 11. Fast external crystal oscillator (4 to 40 MHz) electrical characteristics




Table 36. Fast external crystal oscillator (4 to 40 MHz) electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
f_{FXOSC}	SR	Fast external crystal oscillator frequency	—	4.0	—	40.0	MHz
g_{mFXOSC}	CC	Fast external crystal oscillator transconductance	$V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$	4 ⁽³⁾	—	20 ⁽³⁾	mA/V
			$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$	6.5 ⁽³⁾	—	25 ⁽³⁾	
V_{FXOSC}	CC	Oscillation amplitude at EXTAL	$f_{\text{OSC}} = 40 \text{ MHz}$ For both $V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$, $V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$	—	0.95	—	V
V_{FXOSCOP}	CC	Oscillation operating point	—	—	1.8	—	V
$I_{\text{FXOSC}}^{(4)}$	CC	Fast external crystal oscillator consumption	$V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$, $f_{\text{OSC}} = 40 \text{ MHz}$	—	2	2.2	mA
			$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$, $f_{\text{OSC}} = 40 \text{ MHz}$	—	2.3	2.5	
			$V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$, $f_{\text{OSC}} = 16 \text{ MHz}$	—	1.3	1.5	
			$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$, $f_{\text{OSC}} = 16 \text{ MHz}$	—	1.6	1.8	
T_{FXOSCSU}	CC	Fast external crystal oscillator start-up time	$f_{\text{OSC}} = 40 \text{ MHz}$ For both $V_{\text{DD}} = 3.3 \text{ V} \pm 10\%$, $V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$	—	—	5	ms

Figure 13. Equivalent circuit of a quartz crystal




Table 37. Crystal motional characteristics⁽¹⁾

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
L_m	Motional inductance	—	—	11.796	—	KH
C_m	Motional capacitance	—	—	2	—	fF
C1/C2	Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground ⁽²⁾	—	18	—	28	pF
$R_m^{(3)}$	Motional resistance	AC coupled @ $C_0 = 2.85 \text{ pF}^{(4)}$	—	—	65	kW
		AC coupled @ $C_0 = 4.9 \text{ pF}^{(4)}$	—	—	50	
		AC coupled @ $C_0 = 7.0 \text{ pF}^{(4)}$	—	—	35	
		AC coupled @ $C_0 = 9.0 \text{ pF}^{(4)}$	—	—	30	

1. The crystal used is Epson Toyocom MC306.
2. This is the recommended range of load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.
3. Maximum ESR (R_m) of the crystal is 50 kΩ.
4. C_0 Includes a parasitic capacitance of 2.0 pF between OSC32K_XTAL and OSC32K_EXTAL pins.

3.14 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Table 39. FMPLL electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
f_{PLLIN}	S R	—	FMPLL reference clock ⁽³⁾	—	—	64	MHz
Δ_{PLLIN}	S R	—	FMPLL reference clock duty cycle ⁽³⁾	—	—	60	%
f_{PLLOUT}	C C	P	FMPLL output clock frequency	—	—	120	MHz
f_{CPU}	S R	—	System clock frequency	—	—	120 + 2% ⁽⁴⁾	MHz
f_{FREE}	C C	P	Free-running frequency	—	—	150	MHz
t_{LOCK}	C C	P	FMPLL lock time	Stable oscillator ($f_{PLLIN} = 16$ MHz)			μ s
Δt_{LTJIT}	C C	—	FMPLL long term jitter	$f_{PLLIN} = 40$ MHz (resonator), f_{PLLCLK} @ 120 MHz, 4000 cycles			ns
I_{PLL}	C C	C	FMPLL consumption	$T_A = 25$ °C			mA

1. $V_{DD} = 3.3$ V $\pm$ 10% / 5.0 V $\pm$ 10%, $T_A = -40$ to 125 °C, unless otherwise specified.
2. All values need to be confirmed during device validation.
3. PLLIN clock retrieved directly from 4-40 MHz XOSC or 16 MIRC. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and Δ_{PLLIN} .
4. f_{CPU} 120 + 2% MHz can be achieved at 125 °C.

3.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device and can also be used as input to PLL.

Table 40. Fast internal RC oscillator (16 MHz) electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
f_{FIRC}	C C	Fast internal RC oscillator high frequency	$T_A = 25$ °C, trimmed	—	16	—	MHz
	S R		—	12	—	20	

Table 49. On-chip peripherals current consumption⁽¹⁾

Symbol		C	Parameter	Conditions		Value ⁽²⁾	Unit
						Typ	
IDD_HV_ADC0	CC	D	ADC_0 supply current on V _{DD_HV_ADC0}	V _{DD} = 5.5 V	Analog static consumption (no conversion)	200	μA
					Analog dynamic consumption (continuous conversion)	4	mA
IDD_HV_ADC1	CC	D	ADC_1 supply current on V _{DD_HV_ADC1}	V _{DD} = 5.5 V	Analog static consumption (no conversion)	300	μA
				V _{DD} = 5.5 V	Analog dynamic consumption (continuous conversion)	6	mA
I _{DD_HV(FLASH)}	CC	D	CFlash + DFlash supply current on V _{DD_HV_ADC}	V _{DD} = 5.5 V	—	13.25	mA
I _{DD_HV(PLL)}	CC	D	PLL supply current on V _{DD_HV}	V _{DD} = 5.5 V	—	0.0031 × f _{periph}	

1. Operating conditions: T_A = 25 °C, f_{periph} = 8 MHz to 120 MHz.

2. f_{periph} is in absolute value.

3.19.2 DSPI characteristics

Table 50. DSPI timing

Spec	Characteristic	Symbol	Value		Unit
			Min	Max	
1	DSPI Cycle Time	t _{SCK}	Refer note ⁽¹⁾	—	ns
—	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->0	Δt _{CSC}	—	115	ns
—	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->1	Δt _{ASC}	15	—	ns
2	CS to SCK Delay ⁽²⁾	t _{CSC}	7	—	ns
3	After SCK Delay ⁽³⁾	t _{ASC}	15	—	ns
4	SCK Duty Cycle	t _{SDC}	0.4 × t _{SCK}	0.6 × t _{SCK}	ns

Figure 25. DSPI classic SPI timing–master, CPHA = 0




Figure 26. DSPI classic SPI timing–master, CPHA = 1




Figure 27. DSPI classic SPI timing–slave, CPHA = 0




Figure 28. DSPI classic SPI timing–slave, CPHA = 1





Figure 35. Nexus TDI, TMS, TDO timing



3.19.4 JTAG characteristics


Table 52. JTAG characteristics

No.	Symbol	C	D	Parameter	Value			Unit
					Min	Typ	Max	
1	t_{JCYC}	CC	D	TCK cycle time	64	—	—	ns
2	t_{TDIS}	CC	D	TDI setup time	10	—	—	ns
3	t_{TDIH}	CC	D	TDI hold time	5	—	—	ns
4	t_{TMSS}	CC	D	TMS setup time	10	—	—	ns
5	t_{TMSH}	CC	D	TMS hold time	5	—	—	ns
6	t_{TDOV}	CC	D	TCK low to TDO valid	—	—	33	ns

Table 52. JTAG characteristics (continued)

No.	Symbol	C	D	Parameter	Value			Unit
					Min	Typ	Max	
7	t_{TDOl}	CC	D	TCK low to TDO invalid	6	—	—	ns
—	t_{TDC}	CC	D	TCK Duty Cycle	40	—	60	%
—	$t_{TCKRISE}$	CC	D	TCK Rise and Fall Times	—	—	3	ns

Figure 36. Timing diagram - JTAG boundary scan



4.2.3 LBGA256 package mechanical drawing

Figure 39. LBGA256 mechanical drawing

