NXP USA Inc. - MSC8154ESVT1000B Datasheet





Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8154esvt1000b |
|-------------------------|--|
| Supplier Device Package | 783-FCPBGA (29x29) |
| Package / Case | 783-BBGA, FCBGA |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 105°C (TJ) |
| Voltage - Core | 1.00V |
| Voltage - I/O | 2.50V |
| On-Chip RAM | 576kB |
| Non-Volatile Memory | ROM (96kB) |
| Clock Rate | 1GHz |
| Interface | Ethernet, I ² C, PCI, RGMII, Serial RapidIO, SGMII, SPI, UART/USART |
| Туре | SC3850 Quad Core |
| Product Status | Obsolete |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Assignment

1 Pin Assignment

This section includes diagrams of the MSC8154E package ball grid array layouts and tables showing how the pinouts are allocated for the package.

1.1 FC-PBGA Ball Layout Diagram

The top view of the FC-PBGA package is shown in Figure 3 with the ball location index numbers.

Top View



Figure 3. MSC8154E FC-PBGA Package, Top View

| Ball Number | per Signal Name ^{1,2} | | Power Rail Name |
|-------------|--------------------------------|--------|--------------------|
| E17 | M2DQ56 | I/O | GVDD2 |
| E18 | M2DQ57 | I/O | GVDD2 |
| E19 | M2DQS7 | I/O | GVDD2 |
| E20 | Reserved | NC | — |
| E21 | Reserved | NC | — |
| E22 | Reserved | NC | — |
| E23 | SXPVDD1 | Power | N/A |
| E24 | SXPVSS1 | Ground | N/A |
| E25 | SR1_PLL_AGND ⁹ | Ground | SXCVSS1 |
| E26 | SR1_PLL_AVDD ⁹ | Power | SXCVDD1 |
| E27 | SXCVSS1 | Ground | N/A |
| E28 | SXCVDD1 | Power | N/A |
| F1 | VSS | Ground | N/A |
| F2 | GVDD2 | Power | N/A |
| F3 | M2DQ16 | I/O | GVDD2 |
| F4 | VSS | Ground | N/A |
| F5 | GVDD2 | Power | N/A |
| F6 | M2DQ17 | I/O | GVDD2 |
| F7 | VSS | Ground | N/A |
| F8 | GVDD2 | Power | N/A |
| F9 | M2BA2 | 0 | GVDD2 |
| F10 | VSS | Ground | N/A |
| F11 | GVDD2 | Power | N/A |
| F12 | M2A4 | 0 | GVDD2 |
| F13 | VSS | Ground | N/A |
| F14 | GVDD2 | Power | N/A |
| F15 | M2DQ42 | I/O | GVDD2 |
| F16 | VSS | Ground | N/A |
| F17 | GVDD2 | Power | N/A |
| F18 | M2DQ58 | I/O | GVDD2 |
| F19 | M2DQS7 | I/O | GVDD2 |
| F20 | GVDD2 | Power | N/A |
| F21 | SXPVDD1 | Power | N/A |
| F22 | SXPVSS1 | Ground | N/A |
| F23 | SR1_TXD2/SG1_TX ⁴ | 0 | SXPVDD1 |
| F24 | SR1_TXD2/SG1_TX ⁴ | 0 | SXPVDD1 |
| F25 | SXCVDD1 | Power | N/A |
| F26 | SXCVSS1 | Ground | N/A |
| F27 | SR1_RXD2/SG1_RX ⁴ | I | SXCVDD1 |
| F28 | SR1_RXD2/SG1_RX ⁴ | | SXCVDD1 |
| G1 | M2DQS2 | I/O | GVDD2 |
| G2 | M2DQS2 | I/O | GVDD2 |
| G3 | M2DQ19 | I/O | GVDD2 |
| G4 | M2DM2 | 0 | GVDD2 |
| G5 | M2DQ21 | I/O | GVDD2 |
| G6 | M2DQ22 | I/O | GVDD2 |

| N23 SR2_TXD2/PE_TXD2/SG_TX ⁴ O SXPVDD2 N24 SR2_TXD2/PE_TXD2/SG_TX ⁴ O SXPVDD2 N26 SXCVDD2 Power N/A N26 SXCVD2 Power N/A N27 SR2_RXD2/PE_RXD2/SG_TX ⁴ I SXCVDD2 N28 SR2_RXD2/PE_RXD2/SG_TX ⁴ I SXCVDD2 P1 CLKIN I QVDD P2 EE0 I QVDD P3 GVDD Power N/A P4 VSS Ground N/A P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P7 VSS Ground N/A P10 VDD Power VDD P11 VDD Power N/A P12 VSS Ground N/A P14 VSS Ground N/A P15 MVDD <td< th=""><th>Ball Number</th><th colspan="2">er Signal Name^{1,2} Pin Type¹⁰</th><th>Power Rail Name</th></td<> | Ball Number | er Signal Name ^{1,2} Pin Type ¹⁰ | | Power Rail Name |
|--|-------------|--|----------|--------------------|
| N24 SR2_TND2#E_TXD2/SG1_TX ⁴ O SXPVDD2 N25 SXCVDD2 Power N/A N26 SXCVDD2 Ground N/A N27 SR2_RXD2/FE_RXD2/SG1_RX ⁴ I SXCVDD2 N28 SR2_RXD2/FE_RXD2/SG1_RX ⁴ I SXCVDD2 P1 CLKIN I QVDD P2 E60 I QVDD P3 QVDD Power N/A P4 VSS Ground N/A P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P7 VSS Ground N/A P70 VSS Ground N/A P11 VDD Power VDD P11 VDD Power N/A P13 VDD Power N/A P16 VSS Ground N/A P16 VSS Ground | N23 | SR2_TXD2/PE_TXD2/SG1_TX ⁴ | 0 | SXPVDD2 |
| N25 SXCVDD2 Power N/A N26 SXCVD2 Ground N/A N27 SR2_RXD2/FE_RXD2/SG1_RX ⁴ I SKCVDD2 N28 SR2_RXD2/FE_RXD2/SG1_RX ⁴ I SKCVDD2 P1 CUKIN I OVDD P2 EE0 I OVDD P3 OVDD Power N/A P4 VSS Ground N/A P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P6 QVDD Power N/A P7 VSS Ground N/A P7 VSS Ground N/A P10 VSS Ground N/A P11 VDD Power N/A P13 VDD Power N/A P14 VSS Ground N/A P14 VSS Ground N/A <td>N24</td> <td>SR2_TXD2/PE_TXD2/SG1_TX⁴</td> <td>0</td> <td>SXPVDD2</td> | N24 | SR2_TXD2/PE_TXD2/SG1_TX ⁴ | 0 | SXPVDD2 |
| N26 SR2_NXD2/FE_RXD2/SG1_RX ⁴ Ground N/A N27 SR2_RXD2/FE_RXD2/SG1_RX ⁴ I SXCVDD2 P1 CLKIN I SXCVDD2 P1 CLKIN I QVDD P2 EE0 I QVDD P3 GVDD Power N/A P4 VSS Ground N/A P6 STOP_BS I QVDD P6 GVDD Power N/A P7 VSS Ground N/A P8 PLL0_AVD0 ⁹ Power VDD P9 PLL2_AVD0 ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P15 MVDD Power N/A </td <td>N25</td> <td>SXCVDD2</td> <td>Power</td> <td>N/A</td> | N25 | SXCVDD2 | Power | N/A |
| N27 SR2_RXD2/PE_RXD2/SG1_RX ⁴ I SXCVDD2 N28 SR2_RXD2/PE_RXD2/SG1_RX ⁴ I SXCVDD2 P1 CLKIN I QVDD P2 EE0 I QVDD P3 QVDD Power N/A P4 VSS Ground N/A P6 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P6 QVDD Power VDD P9 PLL2_AVD0 ⁸ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A < | N26 | SXCVSS2 | Ground | N/A |
| N28 SR2_RXD2/PE_RXD2/SG1_RX ⁴ I SXCVDD2 P1 CLKIN I QVDD P3 QVDD Power N/A P4 VSS Ground N/A P6 QVDD Power N/A P6 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P8 PLLQ_AVDD ⁸ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P18 VSS Ground N/A P19 VDD Power N/A <t< td=""><td>N27</td><td>SR2_RXD2/PE_RXD2/SG1_RX⁴</td><td>I</td><td>SXCVDD2</td></t<> | N27 | SR2_RXD2/PE_RXD2/SG1_RX ⁴ | I | SXCVDD2 |
| P1 CLKIN I QVDD P2 EE0 I QVDD P3 QVDD Power N/A P4 VSS Ground N/A P6 STOP_BS I QVDD P6 Ground N/A P7 VSS Ground N/A P7 VSS Ground N/A P8 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A P18 VSS Ground N/A P20 Reserved NC - P21 Reserved | N28 | SR2_RXD2/PE_RXD2/SG1_RX ⁴ | I | SXCVDD2 |
| P2 EE0 I QVDD P3 QVDD Power N/A P4 VSS Ground N/A P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P7 VSS Ground N/A P8 PLL0_AVDD ⁹ Power VDD P9 PL12_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 | P1 | CLKIN | I | QVDD |
| P3 QVDD Power N/A P4 VSS Ground NA P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground NA P8 PLL0_AVDD ⁹ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P14 VSS Ground N/A P14 VSS Ground N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P20 Reserved NC - P21 Reserved NC - P23 <td>P2</td> <td>EE0</td> <td>I</td> <td>QVDD</td> | P2 | EE0 | I | QVDD |
| P4 VSS Ground N/A P5 STOP_BS 1 QVDD P6 QVDD Power N/A P7 VSS Ground N/A P8 PLL0_AVDD ⁹ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 </td <td>P3</td> <td>QVDD</td> <td>Power</td> <td>N/A</td> | P3 | QVDD | Power | N/A |
| P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P8 PLL0_AVDD ⁹ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVD2 Power N/A P2 | P4 | VSS | Ground | N/A |
| P6 QVDD Power N/A P7 VSS Ground N/A P8 PLL0_AVDD ⁹ Power VDD P9 PLL2_AVDD ³ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A P18 VSS Ground N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVD2 Power N/A P | P5 | STOP_BS | I | QVDD |
| P7 VSS Ground N/A P8 PLLQ_AVDD ⁹ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A P17 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P23 SXPVDD2 Power N/A <t< td=""><td>P6</td><td>QVDD</td><td>Power</td><td>N/A</td></t<> | P6 | QVDD | Power | N/A |
| P8 PLLQ_AVDD ⁹ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PL_AGND ⁹ Ground N/A P26 SR2_PL_AGND ⁹ Power N/A | P7 | VSS | Ground | N/A |
| P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P18 VSS Ground N/A P18 VSS Ground N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVDD2 Power N/A P24 SXPVS2 Ground N/A P25 SR2_PLL_AOD ⁹ Power SXCVS2 P26 SR2_PL_AOD ⁹ Power N/A | P8 | PLL0_AVDD ⁹ | Power | VDD |
| P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P23 SXPVD2 Power N/A P24 SXPVS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground N/A P28 SXCVD2 Power N/A P28 SXCVD2 Power N/A R1 VSS Ground N/A | P9 | PLL2_AVDD ⁹ | Power | VDD |
| P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_ADD ⁹ Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 <td>P10</td> <td>VSS</td> <td>Ground</td> <td>N/A</td> | P10 | VSS | Ground | N/A |
| P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P21 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPUDD2 Power N/A P24 SXPUSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R1 VSS Ground N/A | P11 | VDD | Power | N/A |
| P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVD2 Power N/A P25 SR2_PLL_AGND ⁹ Ground N/A P26 SR2_PLL_AVD9 ⁶ Power N/A P27 SXCVS2 Ground N/A P28 SXCVD02 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NM_OUT ⁶ O QVDD | P12 | VSS | Ground | N/A |
| P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P17 MVDD Power N/A P17 MVDD Power N/A P18 VSS Ground N/A P18 VSD Power N/A P20 Reserved NC P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground N/A P28 SXCVDD2 Power N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NMI_OUT ⁶ O QVDD | P13 | VDD | Power | N/A |
| P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AOD ⁹ Power N/A P26 SR2_PLL_AVDD ⁹ Power N/A P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NMI_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD < | P14 | VSS | Ground | N/A |
| P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AGND ⁹ Power SXCVDD2 P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NML_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R6 EE1 O QVDD | P15 | MVDD | Power | N/A |
| P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVDD2 Power N/A P24 SXPVS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVS2 P26 SR2_PLL_AVD9 Power N/A P27 SXCVS2 Ground N/A P28 SXCVDD2 Power N/A P28 SXCVD2 Power N/A R1 VSS Ground N/A R2 IMI I QVDD R3 MMLOUT6 O QVDD R4 HRESET ^{6,7} I/O QVDD R6 EE1 O QVDD R6 EE1 O QVDD | P16 | VSS | Ground | N/A |
| P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AOND ⁹ Power SXCVDD2 P27 SXCVD2 Power N/A P28 SXCVD2 Power N/A P28 SXCVD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NMI_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R6 EE1 O QVDD R6 EE1 O QVDD R9 VSS Ground N/A <td>P17</td> <td>MVDD</td> <td>Power</td> <td>N/A</td> | P17 | MVDD | Power | N/A |
| P19 VDD Power N/A P20 Reserved NC P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AVDD ⁹ Power SXCVDD2 P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NM_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R6 EE1 O QVDD R7 VSS Ground N/A R8 PL1_AVD ⁹ Power VD R10 VDD Power N/A R11 VSS Ground N/A | P18 | VSS | Ground | N/A |
| P20ReservedNC-P21ReservedNC-P22ReservedNC-P23SXPVDD2PowerN/AP24SXPVSS2GroundN/AP25SR2_PLL_AGND ⁹ GroundSXCVSS2P26SR2_PLL_AVDD ⁹ PowerSXCVDD2P27SXCVSS2GroundN/AP28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT ⁶ OQVDDR4HRESET ^{6,7} I/OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD ⁹ PowerV/AR10VDDPowerN/AR11VSSMon-userN/AR11VSSNon-userN/AR12VDDPowerN/A | P19 | VDD | Power | N/A |
| P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AVDD ⁹ Power SXCVDD2 P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NM_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R5 INT_OUT ⁶ O QVDD R6 EE1 O QVDD R7 VSS Ground N/A R10 VDD Power N/A R11 VSS Ground N/A R14 HRESET ^{6,7} I/O QVDD R6 EE1 O QVDD | P20 | Reserved | NC | _ |
| P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AVDD ⁹ Power SXCVDD2 P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NMI_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R5 INT_OUT ⁶ O QVDD R6 EE1 O QVDD R7 VSS Ground N/A R8 PLL1_AVDD ⁹ Power N/A R10 VDD Power N/A R11 VSS Non-user N/A | P21 | Reserved | NC | _ |
| P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AVDD ⁹ Power SXCVDD2 P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NMI_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R5 INT_OUT ⁶ O QVDD R6 EE1 O QVDD R8 PLL1_AVDD ⁹ Power V/A R10 VDD Power N/A R11 VSS Ground N/A R11 VSS Non-user N/A | P22 | Reserved | NC | _ |
| P24SXPVSS2GroundN/AP25SR2_PLL_AGND9GroundSXCVSS2P26SR2_PLL_AVDD9PowerSXCVD2P27SXCVSS2GroundN/AP28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET6.7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR11VSSNon-userN/AR12VDDPowerN/A | P23 | SXPVDD2 | Power | N/A |
| P25SR2_PLL_AGND9GroundSXCVSS2P26SR2_PLL_AVDD9PowerSXCVDD2P27SXCVSS2GroundN/AP28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET ^{6,7} I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9GroundN/AR10VDDPowerN/AR11VSSGroundN/AR11VSSNon-userN/AR11VSSNon-userN/AR11VDDPowerN/AR12VDDPowerN/A | P24 | SXPVSS2 | Ground | N/A |
| P26SR2_PLL_AVDD ⁹ PowerSXCVD2P27SXCVSS2GroundN/AP28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT ⁶ OQVDDR4HRESET ^{6,7} I/OQVDDR5INT_OUT ⁶ OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD ⁹ PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | P25 | SR2_PLL_AGND ⁹ | Ground | SXCVSS2 |
| P27SXCVSS2GroundN/AP28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET6.7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | P26 | SR2_PLL_AVDD ⁹ | Power | SXCVDD2 |
| P28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET6.7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | P27 | SXCVSS2 | Ground | N/A |
| R1VSSGroundN/AR2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET6.7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | P28 | SXCVDD2 | Power | N/A |
| R2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET6.7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | R1 | VSS | Ground | N/A |
| R3NMI_OUT6OQVDDR4HRESET6,7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | R2 | NMI | I | QVDD |
| R4HRESET ^{6,7} I/OQVDDR5INT_OUT ⁶ OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD ⁹ PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | R3 | NMI OUT ⁶ | 0 | QVDD |
| R5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | R4 | HRESET ^{6,7} | I/O | QVDD |
| R6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | R5 | INT OUT ⁶ | 0 | QVDD |
| R7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | R6 | EE1 | 0 | QVDD |
| R8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A | R7 | VSS | Ground | N/A |
| R9 VSS Ground N/A R10 VDD Power N/A R11 VSS Non-user N/A R12 VDD Power N/A | R8 | PLL1_AVDD ⁹ | Power | VDD |
| R10 VDD Power N/A R11 VSS Non-user N/A R12 VDD Power N/A | R9 | VSS | Ground | N/A |
| R11 VSS Non-user N/A R12 VDD Power N/A | R10 | VDD | Power | N/A |
| R12 VDD Power N/A | R11 | VSS | Non-user | N/A |
| | R12 | VDD | Power | N/A |

| Ball Number | Signal Name ^{1,2} | Pin Type ¹⁰ | Power Rail Name |
|-------------|-------------------------------|------------------------|--------------------|
| R13 | VSS | Ground | N/A |
| R14 | VDD | Power | N/A |
| R15 | VSS | Ground | N/A |
| R16 | MVDD | Power | N/A |
| R17 | VSS | Ground | N/A |
| R18 | VDD | Power | N/A |
| R19 | VSS | Ground | N/A |
| R20 | VSS | Non-user | N/A |
| R21 | SXPVSS2 | Ground | N/A |
| R22 | SXPVDD2 | Power | N/A |
| R23 | SR2_TXD1/PE_TXD1 ⁴ | 0 | SXPVDD2 |
| R24 | SR2_TXD1/PE_TXD1 ⁴ | 0 | SXPVDD2 |
| R25 | SXCVSS2 | Ground | N/A |
| R26 | SXCVDD2 | Power | N/A |
| R27 | SR2_RXD1/PE_RXD1 ⁴ | I | SXCVDD2 |
| R28 | SR2_RXD1/PE_RXD1 ⁴ | I | SXCVDD2 |
| T1 | VSS | Ground | N/A |
| T2 | тск | I | QVDD |
| Т3 | SRESET ^{6,7} | I/O | QVDD |
| T4 | TDI | Ι | QVDD |
| T5 | VSS | Ground | N/A |
| Т6 | TDO | 0 | QVDD |
| T7 | VSS | Ground | N/A |
| T8 | VSS | Ground | N/A |
| Т9 | QVDD | Power | N/A |
| T10 | VSS | Ground | N/A |
| T11 | VDD | Power | N/A |
| T12 | VSS | Ground | N/A |
| T13 | M3VDD | Power | N/A |
| T14 | VSS | Ground | N/A |
| T15 | VDD | Power | N/A |
| T16 | VSS | Ground | N/A |
| T17 | MVDD | Power | N/A |
| T18 | VSS | Ground | N/A |
| T19 | VDD | Power | N/A |
| T20 | VSS | Ground | N/A |
| T21 | VSS | Non-user | N/A |
| T22 | SR2_IMP_CAL_RX | I | SXCVDD2 |
| T23 | SXPVSS2 | Ground | N/A |
| T24 | SXPVDD2 | Power | N/A |
| T25 | SR2_REF_CLK | I | SXCVDD2 |
| T26 | SR2_REF_CLK | I | SXCVDD2 |
| T27 | Reserved | NC | — |
| T28 | Reserved | NC | — |
| U1 | M1DQ8 | I/O | GVDD1 |
| U2 | VSS | Ground | N/A |

| Ball Number | Signal Name ^{1,2} Pin Type ¹⁰ | | Power Rail Name |
|-------------|---|--------|--------------------|
| AC19 | VSS | Ground | N/A |
| AC20 | GVDD1 | Power | N/A |
| AC21 | VSS | Ground | N/A |
| AC22 | NVDD | Power | N/A |
| AC23 | GPIO30/I2C_SCL ^{5,8} | I/O | NVDD |
| AC24 | GPIO26/TMR3 ^{5,8} | I/O | NVDD |
| AC25 | VSS | Ground | N/A |
| AC26 | NVDD | Power | N/A |
| AC27 | GPIO23/TMR0 ^{5,8} | I/O | NVDD |
| AC28 | GPIO22 ^{5,8} | I/O | NVDD |
| AD1 | M1DQ31 | I/O | GVDD1 |
| AD2 | M1DQ30 | I/O | GVDD1 |
| AD3 | M1DQ27 | I/O | GVDD1 |
| AD4 | M1ECC7 | I/O | GVDD1 |
| AD5 | M1ECC6 | I/O | GVDD1 |
| AD6 | M1ECC3 | I/O | GVDD1 |
| AD7 | M1A9 | 0 | GVDD1 |
| AD8 | M1A6 | 0 | GVDD1 |
| AD9 | M1A3 | 0 | GVDD1 |
| AD10 | M1A10 | 0 | GVDD1 |
| AD11 | MIRAS | 0 | GVDD1 |
| AD12 | M1A2 | 0 | GVDD1 |
| AD13 | M1DQ38 | I/O | GVDD1 |
| AD14 | M1DQS5 | I/O | GVDD1 |
| AD15 | M1DQS5 | I/O | GVDD1 |
| AD16 | M1DQ33 | I/O | GVDD1 |
| AD17 | M1DQ56 | I/O | GVDD1 |
| AD18 | M1DQ57 | I/O | GVDD1 |
| AD19 | M1DQS7 | I/O | GVDD1 |
| AD20 | M1DQS7 | I/O | GVDD1 |
| AD21 | VSS | Ground | N/A |
| AD22 | GE2 TX CTL | 0 | NVDD |
| AD23 | GPI015/DDN0/IRQ15/RC15 ^{5,8} | I/O | NVDD |
| AD24 | GPI013/IRQ13/RC13 ^{5,8} | I/O | NVDD |
| AD25 | GE MDC | 0 | NVDD |
| AD26 | GE MDIO | I/O | NVDD |
| AD27 | TDM2TCK/GE1 TD3 ³ | I/O | NVDD |
| AD28 | TDM2RCK/GE1 TD0 ³ | I/O | NVDD |
| AF1 | GVDD1 | Power | N/A |
| AE2 | VSS | Ground | N/A |
| AE3 | M1DQ29 | 1/0 | GVDD1 |
| AF4 | GVDD1 | Power | N/A |
| AF5 | VSS | Ground | N/A |
| AF6 | MIECC5 | I/O | GVDD1 |
| AF7 | GVDD1 | Power | N/A |
| AF8 | VSS | Ground | N/A |
| , .LO | | Cibuna | 11/1 |

| Ball Number | ber Signal Name ^{1,2} | | Power Rail Name |
|-------------|----------------------------------|--------|--------------------|
| AF27 | TDM2TDT/GE1_TX_CLK ³ | I/O | NVDD |
| AF28 | TDM3RSN/GE1_RD1 ³ | I/O | NVDD |
| AG1 | M1DQ24 | I/O | GVDD1 |
| AG2 | GVDD1 | Power | N/A |
| AG3 | M1DQ25 | I/O | GVDD1 |
| AG4 | VSS | Ground | N/A |
| AG5 | GVDD1 | Power | N/A |
| AG6 | M1ECC1 | I/O | GVDD1 |
| AG7 | VSS | Ground | N/A |
| AG8 | GVDD1 | Power | N/A |
| AG9 | M1A13 | 0 | GVDD1 |
| AG10 | VSS | Ground | N/A |
| AG11 | GVDD1 | Power | N/A |
| AG12 | M1CS1 | 0 | GVDD1 |
| AG13 | VSS | Ground | N/A |
| AG14 | GVDD1 | Power | N/A |
| AG15 | M1DQ35 | I/O | GVDD1 |
| AG16 | VSS | Ground | N/A |
| AG17 | GVDD1 | Power | N/A |
| AG18 | M1DQ51 | I/O | GVDD1 |
| AG19 | VSS | Ground | N/A |
| AG20 | GVDD1 | Power | N/A |
| AG21 | NVDD | Power | N/A |
| AG22 | TDM1TSN/GE2_TD1 ³ | I/O | NVDD |
| AG23 | TDM1RDT/GE2_TX_CLK ³ | I/O | NVDD |
| AG24 | TDM0TCK/GE2_GTX_CLK ³ | I/O | NVDD |
| AG25 | TDM1TDT/GE2_TD0 ³ | I/O | NVDD |
| AG26 | VSS | Ground | N/A |
| AG27 | NVDD | Power | N/A |
| AG28 | TDM3RDT/GE1_RD0 ³ | I/O | NVDD |
| AH1 | Reserved. | NC | |
| AH2 | M1DQS3 | I/O | GVDD1 |
| AH3 | M1DQS3 | I/O | GVDD1 |
| AH4 | M1ECC0 | I/O | GVDD1 |
| AH5 | M1DQS8 | I/O | GVDD1 |
| AH6 | M1DQS8 | I/O | GVDD1 |
| AH7 | M1A5 | 0 | GVDD1 |
| AH8 | M1CK1 | 0 | GVDD1 |
| AH9 | M1CK1 | 0 | GVDD1 |
| AH10 | M1CS0 | 0 | GVDD1 |
| AH11 | M1BA0 | 0 | GVDD1 |
| AH12 | M1CAS | 0 | GVDD1 |
| AH13 | M1DQ34 | I/O | GVDD1 |
| AH14 | M1DQS4 | I/O | GVDD1 |
| AH15 | M1DQS4 | I/O | GVDD1 |
| AH16 | M1DQ50 | I/O | GVDD1 |

2 Electrical Characteristics

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC8154E Reference Manual*.

2.1 Maximum Ratings

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 describes the maximum electrical ratings for the MSC8154E.

| Rating | Power Rail Name | Symbol | Value | Unit |
|--|---------------------|---|---|-------------|
| Core supply voltage • Cores 0–3 | VDD | V _{DD} | -0.3 to 1.1 | V |
| PLL supply voltage ³ | | V _{DDPLL0} V _{DDPLL1} V _{DDPLL2} | -0.3 to 1.1 -0.3 to 1.1 -0.3 to 1.1 | V V V |
| M3 memory supply voltage | M3VDD | V _{DDM3} | -0.3 to 1.1 | V |
| MAPLE-B supply voltage | MVDD | V _{DDM} | -0.3 to 1.1 | V |
| DDR memory supply voltage DDR2 mode DDR3 mode | GVDD1, GVDD2 | V _{DDDDR} | -0.3 to 1.98 -0.3 to 1.65 | V V |
| DDR reference voltage | MVREF | MV _{REF} | -0.3 to $0.51 \times V_{\text{DDDDR}}$ | V |
| | | VINDDR | -0.3 to $V_{\text{DDDDR}} + 0.3$ | V |
| I/O voltage excluding DDR and RapidIO lines | NVDD, QVDD | V _{DDIO} | -0.3 to 2.625 | V |
| Input I/O voltage | | V _{INIO} | –0.3 to V _{DDIO} + 0.3 | V |
| RapidIO pad voltage | SXPVDD1, SXPVDD2 | V _{DDSXP} | -0.3 to 1.26 | V |
| Rapid I/O core voltage | SXCVDD1, SXCVDD2 | V _{DDSXC} | -0.3 to 1.21 | V |
| Rapid I/O PLL voltage ³ | | V _{DDRIOPLL} | -0.3 to 1.21 | V |
| Input RapidIO I/O voltage | | V _{INRIO} | –0.3 to V _{DDSXC} + 0.3 | V |
| Operating temperature | | ТЈ | -40 to 105 | °C |
| Storage temperature range | | T _{STG} | -55 to +150 | °C |

Table 2. Absolute Maximum Ratings

Notes: 1. Functional operating conditions are given in Table 3.

2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.

3. PLL supply voltage is specified at input of the filter and not at pin of the MSC8154E (see Figure 37 and Figure 38)

Electrical Characteristics

V

V

μΑ

VDDDDR

MV_{REF} - 0.100

50

5

5

6

2.5.1.2 DDR3 (1.5V) SDRAM DC Electrical Characteristics

Table 7 provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3 SDRAM.

Note: At recommended operating conditions (see Table 3) with $V_{DDDDR} = 1.5$ V.

| Parameter/Condition | Symbol | Min | Мах | Unit | Notes | | | | |
|-----------------------|-------------------|-------------------------|-------------------------|------|-------|--|--|--|--|
| I/O reference voltage | MV _{REF} | $0.49 \times V_{DDDDR}$ | $0.51 \times V_{DDDDR}$ | V | 2,3,4 | | | | |

 $MV_{REF} + 0.100$

GND

-50

Table 7. DDR3 SDRAM Interface DC Electrical Characteristics

VIH

VIL

I_{OZ}

| Notes: | 1. | V _{DDDDR} is expected to be within 50 mV of the DRAM V _{DD} at all times. The DRAM and memory controller can use the same or |
|--------|----|--|
| | | different sources. |

2. MV_{REF} is expected to be equal to $0.5 \times V_{DDDDR}$, and to track V_{DDDDR} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed ±1% of the DC value.

 V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF} with a minimum value of MV_{REF} – 0.4 and a maximum value of MV_{REF} + 0.04 V. V_{TT} should track variations in the DC-level of MV_{REF}.

- 4. The voltage regulator for MV_{REF} must be <u>able</u> to supply up to 250 μ A.
- 5. Input capacitance load for DQ, DQS, and DQS signals are available in the IBIS models.
- **6.** Output leakage is measured with all outputs are disabled, $0 V \le V_{OUT} \le V_{DDDDR}$.

2.5.1.3 DDR2/DDR3 SDRAM Capacitance

Table 8 provides the DDR controller interface capacitance for DDR2 and DDR3 memory.

Note: At recommended operating conditions (see Table 3) with $V_{DDDDR} = 1.8$ V for DDR2 memory or $V_{DDDDR} = 1.5$ V for DDR3 memory.

Table 8. DDR2/DDR3 SDRAM Capacitance

| Parameter | Symbol | Min | Мах | Unit |
|---|------------------|-----|-----|------|
| I/O capacitance: DQ, DQS, DQS | C _{IO} | 6 | 8 | pF |
| Delta I/O capacitance: DQ, DQS, DQS | C _{DIO} | — | 0.5 | pF |
| Note: Guaranteed by FAB process and micro-constructio | n. | | | |

Input high voltage

Input low voltage

I/O leakage current



Figure 10. SGMII Transmitter DC Measurement Circuit

Table 16 describes the SGMII SerDes receiver AC-coupled DC electrical characteristics.

| | Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|---------------------------------------|--|-------------------------|-----|-----|------|------|-------|
| DC Input voltage range | | _ | | N/A | | _ | 1 |
| Input differential voltage | SRDSnCR4[EICE{12:10}] = 0b001 for SGMII1 SRDSnCR4[EICF{4:2}] = 0b001 for SGMII2 | V _{RX_DIFFp-p} | 100 | — | 1200 | mV | 2, 4 |
| | SRDSnCR4[EICE{12:10}] = 0b100 for SGMII1 SRDSnCR4[EICF{4:2}] = 0b100 for SGMII2 | | 175 | — | | | |
| Loss of signal threshold | SRDSnCR4[EICE{12:10}] = 0b001 for SGMII1 SRDSnCR4[EICF{4:2}] = 0b001 for SGMII2 | VLOS | 30 | — | 100 | mV | 3, 4 |
| | SRDSnCR4[EICE{12:10}] = 0b100 for SGMII1 SRDSnCR4[EICF{4:2}] = 0b100 for SGMII2 | | 65 | — | 175 | | |
| Receiver differential input impedance | | Z _{RX_DIFF} | 80 | — | 120 | W | — |
| Notos: 1 | Input must be externally AC-coupled | • | • | • | • | • | • |

oupled

 $V_{\mathsf{RX_DIFFp}\text{-}p}$ is also referred to as peak-to-peak input differential voltage. 2.

The concept of this parameter is equivalent to the Electrical Idle Detect Threshold parameter in the PCI Express interface. 3. Refer to the PCI Express Differential Receiver (RX) Input Specifications section of the PCI Express Specification document. for details.

The values for SGMII1 and SGMII2 are selected in the SRDS control registers. 4.

5. The supply voltage is 1.0 V.

2.6 AC Timing Characteristics

This section describes the AC timing characteristics for the MSC8154E.

2.6.1 DDR SDRAM AC Timing Specifications

This section describes the AC electrical characteristics for the DDR SDRAM interface.

2.6.1.1 DDR SDRAM Input AC Timing Specifications

Table 18 provides the input AC timing specifications for the DDR SDRAM when V_{DDDDR} (typ) = 1.8 V.

Table 18. DDR2 SDRAM Input AC Timing Specifications for 1.8 V Interface

| Parameter | Symbol | Min | Мах | Unit |
|---|-----------------|--------------------------|--------------------------|------|
| AC input low voltage | V _{IL} | _ | MV _{REF} - 0.20 | V |
| AC input high voltage | V _{IH} | MV _{REF} + 0.20 | — | V |
| Note: At recommended operating conditions with V_{DDDDR} of 1.8 ± 5%. | | | | |

Table 19 provides the input AC timing specifications for the DDR SDRAM when V_{DDDDR} (typ) = 1.5 V.

Table 19. DDR3 SDRAM Input AC Timing Specifications for 1.5 V Interface

| Parameter | Symbol | Min | Мах | Unit |
|---|-----------------|---------------------------|---------------------------|------|
| AC input low voltage | V _{IL} | — | MV _{REF} – 0.175 | V |
| AC input high voltage | V _{IH} | MV _{REF} + 0.175 | — | V |
| Note: At recommended operating conditions with V_{DDDDR} of 1.5 ± 5%. | | | | |

Table 20 provides the input AC timing specifications for the DDR SDRAM interface.

Table 20. DDR SDRAM Input AC Timing Specifications

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|--|---|--|--|---|
| Controller Skew for MDQS—MDQ/MECC/MDM | t _{CISKEW} | | | | 1, 2 |
| 800 MHz data rate | | -200 | 200 | ps | |
| 667 MHz data rate | | -240 | 240 | ps | |
| Tolerated Skew for MDQS—MDQ/MECC/MDM | t _{DISKEW} | | | | 2, 3 |
| 800 MHz data rate | | -425 | 425 | ps | |
| 667 MHz data rate | | -510 | 510 | ps | |
| Notes: 1. t_{CISKEW} represents the total amount of skew consume captured with MDQS[n]. Subtract this value from the to 2. At recommended operating conditions with V_{DDDDR} (1 3. The amount of skew that can be tolerated from MDQS determined by the following equation: t_{DISKEW} = ±(T ÷ absolute value of t_{CISKEW}. | d by the controller otal timing budget. .8 V or 1.5 V) ± 59 to a correspondir 4 – abs(t _{CISKEW})) | between MDQS % ng MDQ signal is where T is the c | [n] and any corr called t _{DISKEW} . clock period and | esponding This can be abs(t _{CISKE} | bit that is , _W) is the |

Electrical Characteristics

Figure 13 shows the DDR SDRAM output timing diagram.



Figure 13. DDR SDRAM Output Timing

Figure 14 provides the AC test load for the DDR2 and DDR3 controller bus.



Figure 14. DDR2 and DDR3 Controller Bus AC Test Load

2.6.1.3 DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface. Figure 15 shows the differential timing specification.



Figure 15. DDR2 and DDR3 SDRAM Differential Timing Specifications

Note: VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as \overline{MCK} or \overline{MDQS}).

Electrical Characteristics

Table 24. SR[1–2]_REF_CLK and SR[1–2]_REF_CLK Input Clock Requirements (continued)

| | | Parameter | Symbol | Min | Typical | Мах | Units | Notes |
|--------|----------------------------------|---|---|--|---|--|--|---|
| Notes: | 1. 2. 3. 4. 5. 6. | Caution: Only 100 and 125 have b Limits from PCI Express CEM Rev <u>Measured from -200</u> mV to +200 r SR[1-2]_REF_CLK). The signal m measurement window is centered Measurement taken from differenti Measurement taken from single-er Matching applies to rising edge for 200 mV window centered on the m median cross point is used to calco rise edge rate of SR[1-2]_REF_CL difference should not exceed 20% | een tested. Other va 7 1.0a mV on the differentia is be monotonic thi on the differential ze ial waveform nded waveform SR[1–2]_REF_CLK nedian cross point wil ulate the voltage thre _K should be compa of the slowest edge | alues will not wo al waveform (der rough the meas ero crossing. Se and falling edg here SR[1–2]_R esholds that the red to the fall ec rate. See Figure | rk correctly with rived from SR[1 urement region e Figure 16. e rate for SR[1 REF_CLK rising oscilloscope us dge rate of SR[e 17 | -2]_REF_CLK of or rise and fal -2]_REF_CLK -2]_REF_CLK. meets SR[1-2 ses for the edge 1-2]_REF_CLK | system. minus I time. The 400 It is measured _REF_CLK fall e rate calculatio ; the maximum | mV using a ing. The ns. The allowed |



Figure 16. Differential Measurement Points for Rise and Fall Time

Figure 17. Single-Ended Measurement Points for Rise and Fall Time Matching

Serial RapidIO AC Timing Specifications 2.6.2.3

Note: Specifications are valid at the recommended operating conditions listed in Table 3.

Table 27 defines the transmitter AC specifications for the Serial RapidIO interface. The AC timing specifications do not include REF_CLK jitter.

| Table 27. Serial RapidIO | Transmitter | AC Timing | Specifications |
|--------------------------|-------------|-----------|----------------|
|--------------------------|-------------|-----------|----------------|

| Characteristic | Symbol | Min | Typical | Мах | Unit |
|----------------------------|----------------|--------------|---------|--------------|--------|
| Deterministic Jitter | J _D | — | — | 0.17 | UI p-p |
| Total Jitter | J _T | — | _ | 0.35 | UI p-p |
| Unit Interval: 1.25 GBaud | UI | 800 – 100ppm | 800 | 800 + 100ppm | ps |
| Unit Interval: 2.5 GBaud | UI | 400 – 100ppm | 400 | 400 + 100ppm | ps |
| Unit Interval: 3.125 GBaud | UI | 320 – 100ppm | 320 | 320 + 100ppm | ps |

Table 28 defines the Receiver AC specifications for the Serial RapidIO interface. The AC timing specifications do not include **REF_CLK** jitter.

Table 28. Serial RapidIO Receiver AC Timing Specifications

| Characteristic | Symbol | Min | Typical | Max | Unit | Notes |
|--|-----------------|--------------|---------|-------------------|--------|-------|
| Deterministic Jitter Tolerance | J _D | 0.37 | _ | — | UI p-p | 1 |
| Combined Deterministic and Random Jitter Tolerance | J _{DR} | 0.55 | _ | — | UI p-p | 1 |
| Total Jitter Tolerance | J _T | 0.65 | | — | UI p-p | 1, 2 |
| Bit Error Rate | BER | — | _ | 10 ⁻¹² | _ | — |
| Unit Interval: 1.25 GBaud | UI | 800 – 100ppm | 800 | 800 + 100ppm | ps | — |
| Unit Interval: 2.5 GBaud | UI | 400 – 100ppm | 400 | 400 + 100ppm | ps | — |
| Unit Interval: 3.125 GBaud | UI | 320 – 100ppm | 320 | 320 + 100ppm | ps | — |
| Notes: 1 Measured at receiver | | • | | • | | |

Total jitter is composed of three components, deterministic jitter, random jitter, and single frequency sinusoidal jitter. The 2. sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 18. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.



Figure 18. Single Frequency Sinusoidal Jitter Limits



2.6.3 TDM Timing

Table 31 provides the input and output AC timing specifications for the TDM interface.

| Parameter | Symbol ² | Min | Мах | Unit |
|--|-----------------------|------|------|------|
| TDMxRCK/TDMxTCK | t _{DM} | 16.0 | _ | ns |
| TDMxRCK/TDMxTCK high pulse width | t _{DM_HIGH} | 7.0 | — | ns |
| TDMxRCK/TDMxTCK low pulse width | t _{DM_LOW} | 7.0 | — | ns |
| TDM all input setup time | t _{DMIVKH} | 3.6 | _ | ns |
| TDMxRD hold time | t _{DMRDIXKH} | 1.9 | — | ns |
| TDMxTFS/TDMxRFS input hold time | ^t DMFSIXKH | 1.9 | — | ns |
| TDMxTCK High to TDMxTD output active | t _{DM_OUTAC} | 2.5 | — | ns |
| TDMxTCK High to TDMxTD output valid | t _{DMTKHOV} | _ | 9.8 | ns |
| TDMxTD hold time | ^t DMTKHOX | 2.5 | — | ns |
| TDMxTCK High to TDMxTD output high impedance | t _{DM_OUTHI} | _ | 9.8 | ns |
| TDMxTFS/TDMxRFS output valid | t _{DMFSKHOV} | _ | 9.25 | ns |
| TDMxTFS/TDMxRFS output hold time | t _{DMFSKHOX} | 2.0 | — | ns |

Table 31. TDM AC Timing Specifications for 62.5 MHz¹

The symbols used for timing specifications follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)}(signal)(state) for outputs. For example, t_{HIKHOX} symbolizes the output internal timing (HI) for the time t_{serial} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
</sub>

2. Output values are based on 30 pF capacitive load.

Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. T_{DMxTCK} and T_{DMxRCK} are shown using the rising edge.

4. All values are based on a maximum TDM interface frequency of 62.5 MHz.

Figure 20 shows the TDM receive signal timing.





2.6.5 Ethernet Timing

This section describes the AC electrical characteristics for the Ethernet interface.

There are programmable delay units (PDU) that should be programmed differently for each interface to meet timing. There is a general configuration register 4 (GCR4) used to configure the timing. For additional information, see the *MSC8154E Reference Manual*.

2.6.5.1 Management Interface Timing

Table 33 lists the timer input Ethernet controller management interface timing specifications shown in Figure 24.

Table 33. Ethernet Controller Management Interface Timing

| Characteristics | Symbol | Min | Max | Unit |
|--|----------------------|-----|-----|------|
| GE_MDC frequency | f _{MDC} | — | 2.5 | MHz |
| GE_MDC period | t _{MDC} | 400 | _ | ns |
| GE_MDC clock pulse width high | t _{MDC_H} | 160 | _ | ns |
| GE_MDC clock pulse width low | t _{MDC_L} | 160 | _ | ns |
| GE_MDC to GE_MDIO delay ² | t _М ОКНОХ | 10 | 70 | ns |
| GE_MDIO to GE_MDC rising edge setup time | t _{MDDVKH} | 20 | _ | ns |
| GE_MDC rising edge to GE_MDIO hold time | t _{MDDXKH} | 0 | — | ns |

Notes: 1. Program the GE_MDC frequency (f_{MDC}) to a maximum value of 2.5 MHz (400 ns period for t_{MDC}). The value depends on the source clock and configuration of MIIMCFG[MCS] and UPSMR[MDCP]. For example, for a source clock of 400 MHz to achieve f_{MDC} = 2.5 MHz, program MIIMCFG[MCS] = 0x4 and UPSMR[MDCP] = 0. See the MSC8154E Reference Manual for configuration details.

2. The value depends on the source clock. For example, for a source clock of 267 MHz, the delay is 70 ns. For a source clock of 333 MHz, the delay is 58 ns.



Figure 24. MII Management Interface Timing

2.6.5.2 RGMII AC Timing Specifications

Table 34 presents the RGMII AC timing specifications for applications requiring an on-board delayed clock.

Table 34. RGMII at 1 Gbps² with On-Board Delay³ AC Timing Specifications

| Parameter/Condition | | | Symbol | Min | Тур | Max | Unit |
|---------------------|----------------------|--|--------------------|--------------|-------------|------------|----------|
| Data to | clock | output skew (at transmitter) ⁴ | t _{SKEWT} | 0.5 | _ | 0.5 | ns |
| Data to | clock | input skew (at receiver) ⁴ | t _{SKEWR} | 1 | _ | 2.6 | ns |
| Notes: | 1. 2. 3. 4. | At recommended operating conditions with V_{DDIO} of 2.5 V ± 5%. RGMII at 100 Mbps support is guaranteed by design. Program GCR4 as 0x00000000. This implies that PC board design requires clocks to be routed such the less than 2.0 ns is added to the associated clock signal. | nat an additiona | l trace dela | ay of great | er than 1. | 5 ns and |

Table 35 presents the RGMII AC timing specification for applications required non-delayed clock on board.

| Table 35. | RGMII at 1 | Gbps ² wit | h No On | -Board Dela | y ³ AC | Timing \$ | Specifications |
|-----------|-------------------|-----------------------|---------|-------------|-------------------|-----------|----------------|
| | | | | | , - | | |

| Parameter/Condition | | | | Min | Тур | Max | Unit |
|---|----------------------|--|--------------------|---------|-----|------|------|
| Data to clock output skew (at transmitter) ⁴ | | | | -2.6 | — | -1.0 | ns |
| Data to clock input skew (at receiver) ⁴ | | | t _{SKEWR} | -0.5 | — | 0.5 | ns |
| Notes: | 1. 2. 3. 4. | At recommended operating conditions with V_{DDIO} of 2.5 V ± 5%. RGMII at 100 Mbps support is guaranteed by design. GCR4 should be programmed as 0x000CC330. This implies that PC board design requires clocks to be routed with no | additional trac | e delay | | | |

Figure 25 shows the RGMII AC timing and multiplexing diagrams.



Figure 25. RGMII AC Timing and Multiplexing

Hardware Design Considerations

2. After the above rails rise to 90% of their nominal voltage, the following I/O power rails may rise in any sequence (see Figure 34): QVDD, NVDD, GVDD1, and GVDD2.



Figure 34. Supply Ramp-Up Sequence

- Notes: 1. If the M3 memory is not used, M3VDD can be tied to GND.
 - 2. If the MAPLE-B is not used, MVDD can be tied to GND.
 - 3. If the HSSI port1 is not used, SXCVDD1 and SXPVDD1 must be connected to the designated power supplies.
 - 4. If the HSSI port2 is not used, SXCVDD2 and SXPVDD2 must be connected to the designated power supplies.
 - 5. If the DDR port 1 interface is not used, it is recommended that GVDD1 be left unconnected.
 - 6. If the DDR port 2 interface is not used, it is recommended that GVDD2 be left unconnected.

3.1.4 Reset Guidelines

When a debugger is not used, implement the connection scheme shown in Figure 35.



Figure 35. Reset Connection in Functional Application

When a debugger is used, implement the connection scheme shown in Figure 36.



Figure 36. Reset Connection in Debugger Application

3.2 PLL Power Supply Design Considerations

Each global PLL power supply must have an external RC filter for the PLLn_AVDD input (see Figure 37) in which the following components are defined as listed:

- $R = 5 \Omega \pm 5\%$
- $C1 = 10 \ \mu\text{F} \pm 10\%$, 0603, X5R, with ESL $\leq 0.5 \ \text{nH}$, low ESL Surface Mount Capacitor.
- $C2 = 1.0 \ \mu\text{F} \pm 10\%$, 0402, X5R, with ESL $\leq 0.5 \ n\text{H}$, low ESL Surface Mount Capacitor.

Note: A higher capacitance value for C2 may be used to improve the filter as long as the other C2 parameters do not change.

All three PLLs can connect to a single supply voltage source (such as a voltage regulator) as long as the external RC filter is applied to each PLL separately. For optimal noise filtering, place the circuit as close as possible to its PLLn_AVDD inputs.



Figure 37. PLL Supplies

Each SerDes PLL power supply must be filtered using a circuit similar to the one shown in Figure 38, to ensure stability of the internal clock. For maximum effectiveness, the filter circuit should be placed as closely as possible to the SRn_PLL_AVDD ball to ensure it filters out as much noise as possible. The ground connection should be near the SRn_PLL_AVDD ball. The 0.003 μ F capacitor is closest to the ball, followed by the two 2.2 μ F capacitors, and finally the 1 Ω resistor to the board supply plane. The capacitors are connected from SRn_PLL_AVDD to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All trances should be kept short, wide, and direct.



Figure 38. SerDes PLL Supplies



| Table 48. Co | onnectivity o | f TDM Related | Pins When | TDM Interface | Is Not Used |
|--------------|---------------|---------------|-----------|----------------------|-------------|
|--------------|---------------|---------------|-----------|----------------------|-------------|

| | Signal Name | Pin Connection | |
|-------------------|--|----------------|--|
| TDM n TCLK | | GND | |
| TDMT n DAT | | GND | |
| TDM n TSYN | | GND | |
| V _{DDIO} | | 2.5 V | |
| Notes: 1. 2. | n = {0, 1, 2,3} In case of subset of TDM interface usage please make sure to disable unused TDM modules. See <i>TDM</i> chapter in the MSC8154E Reference Manual for details. | | |

3.5.5 Miscellaneous Pins

Table 49 lists the board connections for the pins not required by the system design. Table 49 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 49. Connectivity of Individual Pins When They Are Not Required

| Signal Name | Pin Connection |
|-------------------|---|
| CLKOUT | NC |
| EE0 | GND |
| EE1 | NC |
| GPIO[31–0] | NC |
| SCL | See the GPIO connectivity guidelines in this table. |
| SDA | See the GPIO connectivity guidelines in this table. |
| INT_OUT | NC |
| IRQ[15–0] | See the GPIO connectivity guidelines in this table. |
| NMI | V _{DDIO} |
| NMI_OUT | NC |
| RC[21–0] | GND |
| STOP_BS | GND |
| тск | GND |
| TDI | GND |
| TDO | NC |
| TMR[4–0] | See the GPIO connectivity guidelines in this table. |
| TMS | GND |
| TRST | See Section 3.1 for guidelines. |
| URXD | See the GPIO connectivity guidelines in this table. |
| UTXD | See the GPIO connectivity guidelines in this table. |
| DDN[1-0] | See the GPIO connectivity guidelines in this table. |
| DRQ[1-0] | See the GPIO connectivity guidelines in this table. |
| RCW_LSEL_0 | GND |
| RCW_LSEL_1 | GND |
| RCW_LSEL_2 | GND |
| RCW_LSEL_3 | GND |
| V _{DDIQ} | 2.5 V |

Note: For details on configuration, see the *MSC8154E Reference Manual*. For additional information, refer to the *MSC815x* and *MSC825x DSP Family Design Checklist*.

How to Reach Us:

Home Page: www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 010 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MSC8154E Rev. 4 12/2011 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale, the Freescale logo, CodeWarrior, and StarCore are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. QUICC Engine is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2008–2011 Freescale Semiconductor, Inc.

