



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Obsolete
Туре	SC3850 Quad Core
Interface	Ethernet, I ² C, PCI, RGMII, Serial RapidIO, SGMII, SPI, UART/USART
Clock Rate	1GHz
Non-Volatile Memory	ROM (96kB)
On-Chip RAM	576kB
Voltage - I/O	2.50V
Voltage - Core	1.00V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8154etag1000b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
E17	M2DQ56	I/O	GVDD2
E18	M2DQ57	I/O	GVDD2
E19	M2DQS7	I/O	GVDD2
E20	Reserved	NC	—
E21	Reserved	NC	—
E22	Reserved	NC	—
E23	SXPVDD1	Power	N/A
E24	SXPVSS1	Ground	N/A
E25	SR1_PLL_AGND ⁹	Ground	SXCVSS1
E26	SR1_PLL_AVDD ⁹	Power	SXCVDD1
E27	SXCVSS1	Ground	N/A
E28	SXCVDD1	Power	N/A
F1	VSS	Ground	N/A
F2	GVDD2	Power	N/A
F3	M2DQ16	I/O	GVDD2
F4	VSS	Ground	N/A
F5	GVDD2	Power	N/A
F6	M2DQ17	I/O	GVDD2
F7	VSS	Ground	N/A
F8	GVDD2	Power	N/A
F9	M2BA2	0	GVDD2
F10	VSS	Ground	N/A
F11	GVDD2	Power	N/A
F12	M2A4	0	GVDD2
F13	VSS	Ground	N/A
F14	GVDD2	Power	N/A
F15	M2DQ42	I/O	GVDD2
F16	VSS	Ground	N/A
F17	GVDD2	Power	N/A
F18	M2DQ58	I/O	GVDD2
F19	M2DQS7	I/O	GVDD2
F20	GVDD2	Power	N/A
F21	SXPVDD1	Power	N/A
F22	SXPVSS1	Ground	N/A
F23	SR1_TXD2/SG1_TX ⁴	0	SXPVDD1
F24	SR1_TXD2/SG1_TX ⁴	0	SXPVDD1
F25	SXCVDD1	Power	N/A
F26	SXCVSS1	Ground	N/A
F27	SR1_RXD2/SG1_RX ⁴	I	SXCVDD1
F28	SR1_RXD2/SG1_RX ⁴		SXCVDD1
G1	M2DQS2	I/O	GVDD2
G2	M2DQS2	I/O	GVDD2
G3	M2DQ19	I/O	GVDD2
G4	M2DM2	0	GVDD2
G5	M2DQ21	I/O	GVDD2
G6	M2DQ22	I/O	GVDD2

Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
G7	M2CKE0	0	GVDD2
G8	M2A11	0	GVDD2
G9	M2A7	0	GVDD2
G10	M2CK2	0	GVDD2
G11	M2APAR_OUT	0	GVDD2
G12	M2ODT1	0	GVDD2
G13	M2APAR_IN	I	GVDD2
G14	M2DQ43	I/O	GVDD2
G15	M2DM5	0	GVDD2
G16	M2DQ44	I/O	GVDD2
G17	M2DQ40	I/O	GVDD2
G18	M2DQ59	I/O	GVDD2
G19	M2DM7	0	GVDD2
G20	M2DQ60	I/O	GVDD2
G21	Reserved	NC	_
G22	Reserved	NC	_
G23	SXPVSS1	Ground	N/A
G24	SXPVDD1	Power	N/A
G25	SR1_IMP_CAL_TX	I	SXCVDD1
G26	SXCVSS1	Ground	N/A
G27	Reserved	NC	_
G28	Reserved	NC	_
H1	GVDD2	Power	N/A
H2	VSS	Ground	N/A
H3	M2DQ18	I/O	GVDD2
H4	GVDD2	Power	N/A
H5	VSS	Ground	N/A
H6	M2DQ20	I/O	GVDD2
H7	GVDD2	Power	N/A
H8	VSS	Ground	N/A
H9	M2A15	0	GVDD2
H10	M2CK2	0	GVDD2
H11	M2MDIC0	I/O	GVDD2
H12	M2VREF	I	GVDD2
H13	M2MDIC1	I/O	GVDD2
H14	M2DQ46	I/O	GVDD2
H15	M2DQ47	I/O	GVDD2
H16	M2DQ45	I/O	GVDD2
H17	M2DQ41	I/O	GVDD2
H18	M2DQ62	I/O	GVDD2
H19	M2DQ63	I/O	GVDD2
H20	M2DQ61	I/O	GVDD2
H21	Reserved	NC	_
H22	Reserved	NC	
H23	SR1_TXD3/SG2_TX ⁴	0	SXPVDD1
H24	SR1_TXD3/SG2_TX ⁴	0	SXPVDD1

Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
H25	SXCVSS1	Ground	N/A
H26	SXCVDD1	Power	N/A
H27	SR1_RXD3/SG2_RX ⁴	I	SXCVDD1
H28	SR1_RXD3/SG2_RX ⁴	I	SXCVDD1
J1	M2DQS1	I/O	GVDD2
J2	M2DQS1	I/O	GVDD2
J3	M2DQ10	I/O	GVDD2
J4	M2DQ11	I/O	GVDD2
J5	M2DQ14	I/O	GVDD2
J6	M2DQ23	I/O	GVDD2
J7	M2ODT0	0	GVDD2
J8	M2A12	0	GVDD2
J9	M2A14	0	GVDD2
J10	VSS	Ground	N/A
J11	GVDD2	Power	N/A
J12	VSS	Ground	N/A
J13	GVDD2	Power	N/A
J14	VSS	Ground	N/A
J15	GVDD2	Power	N/A
J16	VSS	Ground	N/A
J17	GVDD2	Power	N/A
J18	VSS	Ground	N/A
J19	GVDD2	Power	N/A
J20	Reserved	NC	_
J21	Reserved	NC	—
J22	Reserved	NC	—
J23	SXPVDD1	Power	N/A
J24	SXPVSS1	Ground	N/A
J25	SXCVDD1	Power	N/A
J26	SXCVSS1	Ground	N/A
J27	SXCVDD1	Power	N/A
J28	SXCVSS1	Ground	N/A
K1	VSS	Ground	N/A
K2	GVDD2	Power	N/A
K3	M2DM1	0	GVDD2
K4	VSS	Ground	N/A
K5	GVDD2	Power	N/A
K6	M2DQ0	I/O	GVDD2
K7	VSS	Ground	N/A
K8	GVDD2	Power	N/A
K9	M2DQ5	I/O	GVDD2
K10	VSS	Ground	N/A
K11	VDD	Power	N/A
K12	VSS	Ground	N/A
K13	VDD	Power	N/A
K14	VSS	Ground	N/A

Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
K15	VDD	Power	N/A
K16	VSS	Ground	N/A
K17	VSS	Ground	N/A
K18	VSS	Ground	N/A
K19	VDD	Power	N/A
K20	Reserved	NC	_
K21	Reserved	NC	_
K22	Reserved	NC	_
K23	SXPVDD2	Power	N/A
K24	SXPVSS2	Ground	N/A
K25	SXCVDD2	Power	N/A
K26	SXCVSS2	Ground	N/A
K27	SXCVDD2	Power	N/A
K28	SXCVSS2	Ground	N/A
L1	M2DQ9	I/O	GVDD2
L2	M2DQ12	I/O	GVDD2
L3	M2DQ13	I/O	GVDD2
L4	M2DQS0	I/O	GVDD2
L5	M2DQS0	I/O	GVDD2
L6	M2DM0	0	GVDD2
L7	M2DQ3	I/O	GVDD2
L8	M2DQ2	I/O	GVDD2
L9	M2DQ4	I/O	GVDD2
L10	VDD	Power	N/A
L11	VSS	Ground	N/A
L12	M3VDD	Power	N/A
L13	VSS	Ground	N/A
L14	VSS	Ground	N/A
L15	VSS	Ground	N/A
L16	VSS	Ground	N/A
L17	VSS	Ground	N/A
L18	VDD	Power	N/A
L19	VSS	Ground	N/A
L20	Reserved	NC	_
L21	Reserved	NC	
L22	Reserved	NC	_
L23	SR2_TXD3/PE_TXD3/SG2_TX ⁴	0	SXPVDD2
L24	SR2_TXD3/PE_TXD3/SG2_TX ⁴	0	SXPVDD2
L25	SXCVSS2	Ground	N/A
L26	SXCVDD2	Power	N/A
L27	SR2_RXD3/PE_RXD3/SG2_RX ⁴	I	SXCVDD2
L28	SR2_RXD3/PE_RXD3/SG2_RX ⁴	I	SXCVDD2
M1	M2DQ8	I/O	GVDD2
M2	VSS	Ground	N/A
M3	GVDD2	Power	N/A
M4	M2DQ15	I/O	GVDD2

N23 SR2_TXD2/PE_TXD2/SG_TX ⁴ O SXPVDD2 N24 SR2_TXD2/PE_TXD2/SG_TX ⁴ O SXPVDD2 N26 SXCVDD2 Power N/A N26 SXCVD2 Power N/A N27 SR2_RXD2/PE_RXD2/SG_TX ⁴ I SXCVDD2 N28 SR2_RXD2/PE_RXD2/SG_TX ⁴ I SXCVDD2 P1 CLKIN I QVDD P2 EE0 I QVDD P3 GVDD Power N/A P4 VSS Ground N/A P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P7 VSS Ground N/A P10 VDD Power VDD P11 VDD Power N/A P12 VSS Ground N/A P14 VSS Ground N/A P15 MVDD <td< th=""><th>Ball Number</th><th>Signal Name^{1,2}</th><th>Pin Type¹⁰</th><th>Power Rail Name</th></td<>	Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
N24 SR2_TND2#E_TXD2/SG1_TX ⁴ O SXPVDD2 N25 SXCVDD2 Power N/A N26 SXCVDD2 Ground N/A N27 SR2_RXD2/FE_RXD2/SG1_RX ⁴ I SXCVDD2 N28 SR2_RXD2/FE_RXD2/SG1_RX ⁴ I SXCVDD2 P1 CLKIN I QVDD P2 E60 I QVDD P3 QVDD Power N/A P4 VSS Ground N/A P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P7 VSS Ground N/A P70 VSS Ground N/A P11 VDD Power VDD P11 VDD Power N/A P13 VDD Power N/A P16 VSS Ground N/A P16 VSS Ground	N23	SR2_TXD2/PE_TXD2/SG1_TX ⁴	0	SXPVDD2
N25 SXCVDD2 Power N/A N26 SXCVD2 Ground N/A N27 SR2_RXD2/FE_RXD2/SG1_RX ⁴ I SKCVDD2 N28 SR2_RXD2/FE_RXD2/SG1_RX ⁴ I SKCVDD2 P1 CUKIN I OVDD P2 EE0 I OVDD P3 OVDD Power N/A P4 VSS Ground N/A P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P6 QVDD Power N/A P7 VSS Ground N/A P7 VSS Ground N/A P10 VSS Ground N/A P11 VDD Power N/A P13 VDD Power N/A P14 VSS Ground N/A P14 VSS Ground N/A <td>N24</td> <td>SR2_TXD2/PE_TXD2/SG1_TX⁴</td> <td>0</td> <td>SXPVDD2</td>	N24	SR2_TXD2/PE_TXD2/SG1_TX ⁴	0	SXPVDD2
N26 SR2_NXD2/FE_RXD2/SG1_RX ⁴ Ground N/A N27 SR2_RXD2/FE_RXD2/SG1_RX ⁴ I SXCVDD2 P1 CLKIN I SXCVDD2 P1 CLKIN I QVDD P2 EE0 I QVDD P3 GVDD Power N/A P4 VSS Ground N/A P6 STOP_BS I QVDD P6 GVDD Power N/A P7 VSS Ground N/A P8 PLL0_AVD0 ⁹ Power VDD P9 PLL2_AVD0 ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P15 MVDD Power N/A </td <td>N25</td> <td>SXCVDD2</td> <td>Power</td> <td>N/A</td>	N25	SXCVDD2	Power	N/A
N27 SR2_RXD2/PE_RXD2/SG1_RX ⁴ I SXCVDD2 N28 SR2_RXD2/PE_RXD2/SG1_RX ⁴ I SXCVDD2 P1 CLKIN I QVDD P2 EE0 I QVDD P3 QVDD Power N/A P4 VSS Ground N/A P6 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P6 QVDD Power VDD P9 PLL2_AVD0 ⁸ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A <	N26	SXCVSS2	Ground	N/A
N28 SR2_RXD2/PE_RXD2/SG1_RX ⁴ I SXCVDD2 P1 CLKIN I QVDD P3 QVDD Power N/A P4 VSS Ground N/A P6 QVDD Power N/A P6 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P8 PLLQ_AVDD ⁸ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P18 VSS Ground N/A P19 VDD Power N/A <t< td=""><td>N27</td><td>SR2_RXD2/PE_RXD2/SG1_RX⁴</td><td>I</td><td>SXCVDD2</td></t<>	N27	SR2_RXD2/PE_RXD2/SG1_RX ⁴	I	SXCVDD2
P1 CLKIN I QVDD P2 EE0 I QVDD P3 QVDD Power N/A P4 VSS Ground N/A P6 STOP_BS I QVDD P6 Ground N/A P7 VSS Ground N/A P7 VSS Ground N/A P8 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A P18 VSS Ground N/A P20 Reserved NC - P21 Reserved	N28	SR2_RXD2/PE_RXD2/SG1_RX ⁴	I	SXCVDD2
P2 EE0 I QVDD P3 QVDD Power N/A P4 VSS Ground N/A P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P7 VSS Ground N/A P8 PLL0_AVDD ⁹ Power VDD P9 PL12_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21	P1	CLKIN	I	QVDD
P3 QVDD Power N/A P4 VSS Ground NA P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground NA P8 PLL0_AVDD ⁹ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P14 VSS Ground N/A P14 VSS Ground N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P20 Reserved NC - P21 Reserved NC - P23 <td>P2</td> <td>EE0</td> <td>I</td> <td>QVDD</td>	P2	EE0	I	QVDD
P4 VSS Ground N/A P5 STOP_BS 1 QVDD P6 QVDD Power N/A P7 VSS Ground N/A P8 PLL0_AVDD ⁹ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 </td <td>P3</td> <td>QVDD</td> <td>Power</td> <td>N/A</td>	P3	QVDD	Power	N/A
P5 STOP_BS I QVDD P6 QVDD Power N/A P7 VSS Ground N/A P8 PLL0_AVDD ⁹ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVD2 Power N/A P2	P4	VSS	Ground	N/A
P6 QVDD Power N/A P7 VSS Ground N/A P8 PLL0_AVDD ⁹ Power VDD P9 PLL2_AVDD ³ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A P18 VSS Ground N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVD2 Power N/A P	P5	STOP_BS	I	QVDD
P7 VSS Ground N/A P8 PLLQ_AVDD ⁹ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A P17 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P23 SXPVDD2 Power N/A <t< td=""><td>P6</td><td>QVDD</td><td>Power</td><td>N/A</td></t<>	P6	QVDD	Power	N/A
P8 PLLQ_AVDD ⁹ Power VDD P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PL_AGND ⁹ Ground N/A P26 SR2_PL_AGND ⁹ Power N/A	P7	VSS	Ground	N/A
P9 PLL2_AVDD ⁹ Power VDD P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P18 VSS Ground N/A P18 VSS Ground N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVDD2 Power N/A P24 SXPVS2 Ground N/A P25 SR2_PLL_AOD ⁹ Power SXCVS2 P26 SR2_PL_AOD ⁹ Power N/A	P8	PLL0_AVDD ⁹	Power	VDD
P10 VSS Ground N/A P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P23 SXPVD2 Power N/A P24 SXPVS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground N/A P28 SXCVD2 Power N/A P28 SXCVD2 Power N/A R1 VSS Ground N/A	P9	PLL2_AVDD ⁹	Power	VDD
P11 VDD Power N/A P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P14 VSS Ground N/A P15 M/DD Power N/A P16 VSS Ground N/A P17 M/DD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_ADD ⁹ Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 <td>P10</td> <td>VSS</td> <td>Ground</td> <td>N/A</td>	P10	VSS	Ground	N/A
P12 VSS Ground N/A P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P21 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPUDD2 Power N/A P24 SXPUSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R1 VSS Ground N/A	P11	VDD	Power	N/A
P13 VDD Power N/A P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVD2 Power N/A P25 SR2_PLL_AGND ⁹ Ground N/A P26 SR2_PLL_AVD9 ⁶ Power N/A P27 SXCVS2 Ground N/A P28 SXCVD02 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NM_OUT ⁶ O QVDD	P12	VSS	Ground	N/A
P14 VSS Ground N/A P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P17 MVDD Power N/A P17 MVDD Power N/A P18 VSS Ground N/A P18 VSD Power N/A P20 Reserved NC P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground N/A P28 SXCVDD2 Power N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NMI_OUT ⁶ O QVDD	P13	VDD	Power	N/A
P15 MVDD Power N/A P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AOD ⁹ Power N/A P26 SR2_PLL_AVDD ⁹ Power N/A P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NMI_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD <	P14	VSS	Ground	N/A
P16 VSS Ground N/A P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AGND ⁹ Power SXCVDD2 P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NML_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R6 EE1 O QVDD	P15	MVDD	Power	N/A
P17 MVDD Power N/A P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC - P21 Reserved NC - P22 Reserved NC - P23 SXPVDD2 Power N/A P24 SXPVS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVS2 P26 SR2_PLL_AVD9 Power N/A P27 SXCVS2 Ground N/A P28 SXCVDD2 Power N/A P28 SXCVD2 Power N/A R1 VSS Ground N/A R2 IMI I QVDD R3 MMLOUT6 O QVDD R4 HRESET ^{6,7} I/O QVDD R6 EE1 O QVDD R6 EE1 O QVDD	P16	VSS	Ground	N/A
P18 VSS Ground N/A P19 VDD Power N/A P20 Reserved NC P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AOND ⁹ Power SXCVDD2 P27 SXCVD2 Power N/A P28 SXCVD2 Power N/A P28 SXCVD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NMI_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R6 EE1 O QVDD R6 EE1 O QVDD R9 VSS Ground N/A <td>P17</td> <td>MVDD</td> <td>Power</td> <td>N/A</td>	P17	MVDD	Power	N/A
P19 VDD Power N/A P20 Reserved NC P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AVDD ⁹ Power SXCVDD2 P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NM_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R6 EE1 O QVDD R7 VSS Ground N/A R8 PL1_AVD ⁹ Power VD R10 VDD Power N/A R11 VSS Ground N/A	P18	VSS	Ground	N/A
P20ReservedNC-P21ReservedNC-P22ReservedNC-P23SXPVDD2PowerN/AP24SXPVSS2GroundN/AP25SR2_PLL_AGND ⁹ GroundSXCVSS2P26SR2_PLL_AVDD ⁹ PowerSXCVDD2P27SXCVSS2GroundN/AP28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT ⁶ OQVDDR4HRESET ^{6,7} I/OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD ⁹ PowerV/AR10VDDPowerN/AR11VSSMon-userN/AR11VSSNon-userN/AR12VDDPowerN/A	P19	VDD	Power	N/A
P21 Reserved NC P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AVDD ⁹ Power SXCVDD2 P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NM_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R5 INT_OUT ⁶ O QVDD R6 EE1 O QVDD R7 VSS Ground N/A R10 VDD Power N/A R11 VSS Ground N/A R14 HRESET ^{6,7} I/O QVDD R6 EE1 O QVDD	P20	Reserved	NC	_
P22 Reserved NC P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AVDD ⁹ Power SXCVDD2 P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NMI_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R5 INT_OUT ⁶ O QVDD R6 EE1 O QVDD R7 VSS Ground N/A R8 PLL1_AVDD ⁹ Power N/A R10 VDD Power N/A R11 VSS Non-user N/A	P21	Reserved	NC	_
P23 SXPVDD2 Power N/A P24 SXPVSS2 Ground N/A P25 SR2_PLL_AGND ⁹ Ground SXCVSS2 P26 SR2_PLL_AVDD ⁹ Power SXCVDD2 P27 SXCVSS2 Ground N/A P28 SXCVDD2 Power N/A R1 VSS Ground N/A R2 NMI I QVDD R3 NMI_OUT ⁶ O QVDD R4 HRESET ^{6,7} I/O QVDD R5 INT_OUT ⁶ O QVDD R6 EE1 O QVDD R8 PLL1_AVDD ⁹ Power V/A R10 VDD Power N/A R11 VSS Ground N/A R11 VSS Non-user N/A	P22	Reserved	NC	_
P24SXPVSS2GroundN/AP25SR2_PLL_AGND9GroundSXCVSS2P26SR2_PLL_AVDD9PowerSXCVD2P27SXCVSS2GroundN/AP28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET6.7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR11VSSNon-userN/AR12VDDPowerN/A	P23	SXPVDD2	Power	N/A
P25SR2_PLL_AGND9GroundSXCVSS2P26SR2_PLL_AVDD9PowerSXCVDD2P27SXCVSS2GroundN/AP28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET ^{6,7} I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9GroundN/AR10VDDPowerN/AR11VSSGroundN/AR11VSSNon-userN/AR11VSSNon-userN/AR11VDDPowerN/AR12VDDPowerN/A	P24	SXPVSS2	Ground	N/A
P26SR2_PLL_AVDD ⁹ PowerSXCVD2P27SXCVSS2GroundN/AP28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT ⁶ OQVDDR4HRESET ^{6,7} I/OQVDDR5INT_OUT ⁶ OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD ⁹ PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	P25	SR2_PLL_AGND ⁹	Ground	SXCVSS2
P27SXCVSS2GroundN/AP28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET6.7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	P26	SR2_PLL_AVDD ⁹	Power	SXCVDD2
P28SXCVDD2PowerN/AR1VSSGroundN/AR2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET6.7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	P27	SXCVSS2	Ground	N/A
R1VSSGroundN/AR2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET6.7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	P28	SXCVDD2	Power	N/A
R2NMIIQVDDR3NMI_OUT6OQVDDR4HRESET6.7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	R1	VSS	Ground	N/A
R3NMI_OUT6OQVDDR4HRESET6,7I/OQVDDR5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	R2	NMI	I	QVDD
R4HRESET ^{6,7} I/OQVDDR5INT_OUT ⁶ OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD ⁹ PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	R3	NMI OUT ⁶	0	QVDD
R5INT_OUT6OQVDDR6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	R4	HRESET ^{6,7}	I/O	QVDD
R6EE1OQVDDR7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	R5	INT OUT ⁶	0	QVDD
R7VSSGroundN/AR8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	R6	EE1	0	QVDD
R8PLL1_AVDD9PowerVDDR9VSSGroundN/AR10VDDPowerN/AR11VSSNon-userN/AR12VDDPowerN/A	R7	VSS	Ground	N/A
R9 VSS Ground N/A R10 VDD Power N/A R11 VSS Non-user N/A R12 VDD Power N/A	R8	PLL1_AVDD ⁹	Power	VDD
R10 VDD Power N/A R11 VSS Non-user N/A R12 VDD Power N/A	R9	VSS	Ground	N/A
R11 VSS Non-user N/A R12 VDD Power N/A	R10	VDD	Power	N/A
R12 VDD Power N/A	R11	VSS	Non-user	N/A
	R12	VDD	Power	N/A

Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
AB1	M1DQS2	I/O	GVDD1
AB2	M1DQS2	I/O	GVDD1
AB3	M1DQ19	I/O	GVDD1
AB4	M1DM2	0	GVDD1
AB5	M1DQ21	I/O	GVDD1
AB6	M1DQ22	I/O	GVDD1
AB7	M1CKE0	0	GVDD1
AB8	M1A11	0	GVDD1
AB9	M1A7	0	GVDD1
AB10	M1CK2	0	GVDD1
AB11	M1APAR_OUT	0	GVDD1
AB12	M1ODT1	0	GVDD1
AB13	M1APAR_IN	I	GVDD1
AB14	M1DQ43	I/O	GVDD1
AB15	M1DM5	0	GVDD1
AB16	M1DQ44	I/O	GVDD1
AB17	M1DQ40	I/O	GVDD1
AB18	M1DQ59	I/O	GVDD1
AB19	M1DM7	0	GVDD1
AB20	M1DQ60	I/O	GVDD1
AB21	VSS	Ground	N/A
AB22	GPIO31/I2C_SDA ^{5,8}	I/O	NVDD
AB23	GPIO27/TMR4/RCW_SRC0 ^{5,8}	I/O	NVDD
AB24	GPIO25/TMR2/RCW_SRC1 ^{5,8}	I/O	NVDD
AB25	GPIO24/TMR1/RCW_SRC2 ^{5,8}	I/O	NVDD
AB26	GPIO10/IRQ10/RC10 ^{5,8}	I/O	NVDD
AB27	GPIO5/IRQ5/RC5 ^{5,8}	I/O	NVDD
AB28	GPIO0/IRQ0/RC0 ^{5,8}	I/O	NVDD
AC1	VSS	Ground	N/A
AC2	GVDD1	Power	N/A
AC3	M1DQ16	I/O	GVDD1
AC4	VSS	Ground	N/A
AC5	GVDD1	Power	N/A
AC6	M1DQ17	I/O	GVDD1
AC7	VSS	Ground	N/A
AC8	GVDD1	Power	N/A
AC9	M1BA2	0	GVDD1
AC10	VSS	Ground	N/A
AC11	GVDD1	Power	N/A
AC12	M1A4	0	GVDD1
AC13	VSS	Ground	N/A
AC14	GVDD1	Power	N/A
AC15	M1DQ42	I/O	GVDD1
AC16	VSS	Ground	N/A
AC17	GVDD1	Power	N/A
AC18	M1DQ58	I/O	GVDD1

2 Electrical Characteristics

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC8154E Reference Manual*.

2.1 Maximum Ratings

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 describes the maximum electrical ratings for the MSC8154E.

Rating	Power Rail Name	Symbol	Value	Unit
Core supply voltage • Cores 0–3	VDD	V _{DD}	-0.3 to 1.1	V
PLL supply voltage ³		V _{DDPLL0} V _{DDPLL1} V _{DDPLL2}	-0.3 to 1.1 -0.3 to 1.1 -0.3 to 1.1	V V V
M3 memory supply voltage	M3VDD	V _{DDM3}	-0.3 to 1.1	V
MAPLE-B supply voltage	MVDD	V _{DDM}	-0.3 to 1.1	V
DDR memory supply voltage DDR2 mode DDR3 mode 	GVDD1, GVDD2	V _{DDDDR}	-0.3 to 1.98 -0.3 to 1.65	V V
DDR reference voltage	MVREF	MV _{REF}	-0.3 to $0.51 \times V_{\text{DDDDR}}$	V
		VINDDR	-0.3 to $V_{\text{DDDDR}} + 0.3$	V
I/O voltage excluding DDR and RapidIO lines	NVDD, QVDD	V _{DDIO}	-0.3 to 2.625	V
Input I/O voltage		V _{INIO}	–0.3 to V _{DDIO} + 0.3	V
RapidIO pad voltage	SXPVDD1, SXPVDD2	V _{DDSXP}	-0.3 to 1.26	V
Rapid I/O core voltage	SXCVDD1, SXCVDD2	V _{DDSXC}	-0.3 to 1.21	V
Rapid I/O PLL voltage ³		V _{DDRIOPLL}	-0.3 to 1.21	V
Input RapidIO I/O voltage		V _{INRIO}	–0.3 to V _{DDSXC} + 0.3	V
Operating temperature		ТЈ	-40 to 105	°C
Storage temperature range		T _{STG}	-55 to +150	°C

Table 2. Absolute Maximum Ratings

Notes: 1. Functional operating conditions are given in Table 3.

2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.

3. PLL supply voltage is specified at input of the filter and not at pin of the MSC8154E (see Figure 37 and Figure 38)

2.5.1.4 DDR Reference Current Draw

Table 9 lists the current draw characteristics for MV_{REF}.

Note: Values when used at recommended operating conditions (see Table 3).

Parameter / Condition	Symbol	Min	Max	Unit
Current draw for MV _{REFn} • DDR2 SDRAM • DDR3 SDRAM	I _{MVREFn}	_	300 250	μΑ μΑ

Table 9. Current Draw Characteristics for MV_{REF}

2.5.2 High-Speed Serial Interface (HSSI) DC Electrical Characteristics

The MSC8154E features an HSSI that includes two 4-channel SerDes ports used for high-speed serial interface applications (PCI Express, Serial RapidIO interfaces, and SGMII). This section and its subsections describe the common portion of the SerDes DC, including the DC requirements for the SerDes reference clocks and the SerDes data lane transmitter (Tx) and receiver (Rx) reference circuits. The data lane circuit specifications are specific for each supported interface, and they have individual subsections by protocol. The selection of individual data channel functionality is done via the Reset Configuration Word High Register (RCWHR) SerDes Protocol selection fields (S1P and S2P). Specific AC electrical characteristics are defined in Section 2.6.2, "HSSI AC Timing Specifications."

2.5.2.1 Signal Term Definitions

The SerDes interface uses differential signalling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals. Figure 4 shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. Figure 4 shows the waveform for either a transmitter output (SR[1–2]_TX and $\overline{SR[1–2]}_TX$) or a receiver input (SR[1–2]_RX and $\overline{SR[1–2]}_RX$). Each signal swings between A volts and B volts where A > B.



Figure 4. Differential Voltage Definitions for Transmitter or Receiver

Specifications are valid at the recommended operating conditions listed in Table 3. Note:

Table 11. PCI Express (2.5 Gbps) Differential Transmitter (Tx) Output DC Specifications

Parameter	Symbol	Min	Typical	Мах	Units	Notes		
Differential peak-to-peak output voltage	V _{TX-DIFFp-p}	800	1000	1200	mV	1		
De-emphasized differential output voltage (ratio)	V _{TX-DE-RATIO}	3.0	3.5	4.0	dB	2		
DC differential Tx impedance	Z _{TX-DIFF-DC}	80	100	120	Ω	3		
Transmitter DC impedance	Z _{TX-DC}	40	50	60	Ω	4		
Notes: 1. $V_{TX-DIFED-D} = 2 \times V_{TX-D+} - V_{TX-D} $	Notes: 1. $V_{TX, DIFF_{1,2}} = 2 \times V_{TX, D} = V_{TX, D}$ Measured at the package pips with a test load of 50 Q to GND on each pip							

2. Ratio of the V_{TX-DIFFp-p} of the second and following bits after a transition divided by the V_{TX-DIFFp-p} of the first bit after a transition. Measured at the package pins with a test load of 50 Ω to GND on each pin.

3. Tx DC differential mode low impedance

Required Tx D+ as well as D- DC Impedance during all states 4.

Table 12. PCI Express (2.5 Gbps) Differential Receiver (Rx) Input DC Specifications

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential input peak-to-peak voltage	V _{RX-DIFFp-p}	120	1000	1200	mV	1
DC differential Input Impedance	Z _{RX-DIFF-DC}	80	100	120	Ω	2
DC input impedance	Z _{RX-DC}	40	50	60	Ω	3
Powered down DC input impedance	Z _{RX-HIGH-IMP-DC}	50	—	—	KΩ	4
Electrical idle detect threshold	V _{RX-IDLE-DET-DIFFp-p}	65	—	175	mV	5

Notes: $V_{RX-DIFF_{D}-D} = 2 \times |V_{RX-D+} - V_{RX-D-}|$ Measured at the package pins with a test load of 50 Ω to GND on each pin. 1. Rx DC differential mode impedance. Impedance during all LTSSM states. When transitioning from a fundamental reset to 2. detect (the initial state of the LTSSM), there is a 5 ms transition time before the receiver termination values must be met on all unconfigured lanes of a port.

Required Rx D+ as well as D– DC Impedance (50 \pm 20% tolerance). Measured at the package pins with a test load of 50 Ω to 3. GND on each pin. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM), there is a 5 ms transition time before the receiver termination values must be met on all unconfigured lanes of a port.

Required Rx D+ as well as D- DC Impedance when the receiver terminations do not have power. The Rx DC common mode 4. impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the Rx ground.

5. $V_{RX-IDLE-DET-DIFFp-p} = 2 \times |V_{RX-D+} - V_{RX-D-}|$. Measured at the package pins of the receiver

2.5.3.3 **DC-Level Requirements for Serial RapidIO Configurations**

This sections provided various DC-level requirements for Serial RapidIO Configurations.

Note: Specifications are valid at the recommended operating conditions listed in Table 3.

Table 13. Serial RapidIO Transmitter DC Specifications

Parameter	Symbol	Min	Typical	Max	Units	Notes
Output voltage	Vo	-0.40	—	2.30	V	1
Long run differential output voltage	V _{DIFFPP}	800	—	1600	mVp-p	—
Short run differential output voltage	V _{DIFFPP}	500	—	1000	mVp-p	—
Note: Voltage relative to COMMON of either signal comprising a differential pair.						

Electrical Characteristics

Figure 13 shows the DDR SDRAM output timing diagram.



Figure 13. DDR SDRAM Output Timing

Figure 14 provides the AC test load for the DDR2 and DDR3 controller bus.



Figure 14. DDR2 and DDR3 Controller Bus AC Test Load

2.6.1.3 DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface. Figure 15 shows the differential timing specification.



Figure 15. DDR2 and DDR3 SDRAM Differential Timing Specifications

Note: VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as \overline{MCK} or \overline{MDQS}).

2.6.2.2 PCI Express AC Physical Layer Specifications

The AC requirements for PCI Express implementations have separate requirements for the Tx and Rx lines. The MSC8154E supports a 2.5 Gbps PCI Express interface defined by the *PCI Express Base Specification, Revision 1.0a*. The transmitter specifications are defined in Table 25 and the receiver specifications are defined in Table 26. The parameters are specified at the component pins. the AC timing specifications do not include REF_CLK jitter.

Note: Specifications are valid at the recommended operating conditions listed in Table 3.

Table 25. PCI Express (2.5 Gbps) Differential Transmitter (Tx) Output AC Specifications

Parameter	Symbol	Min	Typical	Мах	Units	Notes
Unit interval	UI	399.88	400.00	400.12	ps	1
Minimum Tx eye width	T _{TX-EYE}	0.70	—	—	UI	2, 3
Maximum time between the jitter median and maximum deviation from the median.	T _{TX-EYE-MEDIAN-} to-MAX-JITTER	_	_	0.15	UI	3, 4
AC coupling capacitor	C _{TX}	75	—	200	nF	5

Notes: 1. Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. No test load is necessarily associated with this value.

2. The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI.

3. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 8 and measured over any 250 consecutive Tx UIs. A T_{TX-EYE} = 0.70 UI provides for a total sum of deterministic and random jitter budget of T_{TX-JITTER-MAX} = 0.30 UI for the transmitter collected over any 250 consecutive Tx UIs. The T_{TX-EYE-MEDIAN-to-MAX-JITTER} median is less than half of the total Tx jitter budget collected over any 250 consecutive Tx UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. Jitter is defined as the measurement variation of the crossing points (V_{TX-DIFFp-p} = 0 V) in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data.

4. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI.

5. All transmitters shall be AC-coupled. The AC coupling is required either within the media or within the transmitting component itself. The SerDes transmitter does not have built-in Tx capacitance. An external AC coupling capacitor is required.

Table 26. PCI Express (2.5 Gbps) Differential Receiver (Rx) Input AC Specifications

Parameter	Symbol	Min	Typical	Max	Units	Notes
Unit Interval	UI	399.88	400.00	400.12	ps	1
Minimum receiver eye width	T _{RX-EYE}	0.4	—	—	UI	2, 3, 4
Maximum time between the jitter median and maximum deviation from the median.	T _{RX-EYE-MEDIAN-to-MAX} -JITTER		—	0.3	UI	3, 4, 5

Notes: 1. Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. No test load is necessarily associated with this value.

2. The maximum interconnect media and transmitter jitter that can be tolerated by the receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI.

3. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 8 should be used as the Rx device when taking measurements. If the clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.

4. A T_{RX-EYE} = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect collected any 250 consecutive UIs. The T_{RX-EYE-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive Tx UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.

5. Jitter is defined as the measurement variation of the crossing points (V_{RX-DIFFp-p} = 0 V) in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI. It is recommended that the recovered Tx UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

Serial RapidIO AC Timing Specifications 2.6.2.3

Note: Specifications are valid at the recommended operating conditions listed in Table 3.

Table 27 defines the transmitter AC specifications for the Serial RapidIO interface. The AC timing specifications do not include REF_CLK jitter.

Table 27. Serial RapidIO	Transmitter	AC Timing	Specifications
--------------------------	-------------	-----------	----------------

Characteristic	Symbol	Min	Typical	Мах	Unit
Deterministic Jitter	J _D	—	—	0.17	UI p-p
Total Jitter	J _T	—	_	0.35	UI p-p
Unit Interval: 1.25 GBaud	UI	800 – 100ppm	800	800 + 100ppm	ps
Unit Interval: 2.5 GBaud	UI	400 – 100ppm	400	400 + 100ppm	ps
Unit Interval: 3.125 GBaud	UI	320 – 100ppm	320	320 + 100ppm	ps

Table 28 defines the Receiver AC specifications for the Serial RapidIO interface. The AC timing specifications do not include **REF_CLK** jitter.

Table 28. Serial RapidIO Receiver AC Timing Specifications

Characteristic	Symbol	Min	Typical	Max	Unit	Notes
Deterministic Jitter Tolerance	J _D	0.37	_	—	UI p-p	1
Combined Deterministic and Random Jitter Tolerance	J _{DR}	0.55	_	—	UI p-p	1
Total Jitter Tolerance	J _T	0.65		—	UI p-p	1, 2
Bit Error Rate	BER	—	_	10 ⁻¹²	_	—
Unit Interval: 1.25 GBaud	UI	800 – 100ppm	800	800 + 100ppm	ps	—
Unit Interval: 2.5 GBaud	UI	400 – 100ppm	400	400 + 100ppm	ps	—
Unit Interval: 3.125 GBaud	UI	320 – 100ppm	320	320 + 100ppm	ps	—
Notes: 1 Measured at receiver		•		•		

Total jitter is composed of three components, deterministic jitter, random jitter, and single frequency sinusoidal jitter. The 2. sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 18. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.



Figure 18. Single Frequency Sinusoidal Jitter Limits



2.6.2.4 SGMII AC Timing Specifications

Note: Specifications are valid at the recommended operating conditions listed in Table 3.

Transmitter and receiver AC characteristics are measured at the transmitter outputs ($SR[1-2]_TX[n]$ and $\overline{SR[1-2]_TX}[n]$) or at the receiver inputs ($SR[1-2]_RX[n]$ and $\overline{SR[1-2]_RX}[n]$) as depicted in Figure 19, respectively.



Figure 19. SGMII AC Test/Measurement Load

Table 29 provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include REF_CLK jitter.

Table 29	. SGMII Transm	nit AC Timing	Specifications
----------	----------------	---------------	-----------------------

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Deterministic Jitter	JD	—	—	0.17	UI p-p	—
Total Jitter	JT	—	—	0.35	UI p-p	2
Unit Interval	UI	799.92	800	800.08	ps	1
Notes: 1. See Figure 18 for single 2. Each UI is 800 ps ± 100	frequency sinusoid ppm.	al jitter limits				

Table 30 provides the SGMII receiver AC timing specifications. The AC timing specifications do not include REF_CLK jitter.

Table 30. SGMII Receive AC Timing Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Deterministic Jitter Tolerance	JD	0.37	_	—	UI p-p	1, 2
Combined Deterministic and Random Jitter Tolerance	JDR	0.55	—	—	UI p-p	1, 2
Total Jitter Tolerance	JT	0.65	—	—	UI p-p	1,2
Bit Error Ratio	BER	—	—	10 ⁻¹²	—	—
Unit Interval	UI	799.92	800.00	800.08	ps	3
Notes: 1 Measured at receiver						

s: 1. Measured at receive

Refer to RapidIOTM 1x/4x LP Serial Physical Layer Specification for interpretation of jitter specifications. Also see Figure 18.
 Each UI is 800 ps ± 100 ppm.

2.6.5 Ethernet Timing

This section describes the AC electrical characteristics for the Ethernet interface.

There are programmable delay units (PDU) that should be programmed differently for each interface to meet timing. There is a general configuration register 4 (GCR4) used to configure the timing. For additional information, see the *MSC8154E Reference Manual*.

2.6.5.1 Management Interface Timing

Table 33 lists the timer input Ethernet controller management interface timing specifications shown in Figure 24.

Table 33. Ethernet Controller Management Interface Timing

Characteristics	Symbol	Min	Max	Unit
GE_MDC frequency	f _{MDC}	—	2.5	MHz
GE_MDC period	t _{MDC}	400	_	ns
GE_MDC clock pulse width high	t _{MDC_H}	160	_	ns
GE_MDC clock pulse width low	t _{MDC_L}	160	_	ns
GE_MDC to GE_MDIO delay ²	t _М ОКНОХ	10	70	ns
GE_MDIO to GE_MDC rising edge setup time	t _{MDDVKH}	20	_	ns
GE_MDC rising edge to GE_MDIO hold time	t _{MDDXKH}	0	—	ns

Notes: 1. Program the GE_MDC frequency (f_{MDC}) to a maximum value of 2.5 MHz (400 ns period for t_{MDC}). The value depends on the source clock and configuration of MIIMCFG[MCS] and UPSMR[MDCP]. For example, for a source clock of 400 MHz to achieve f_{MDC} = 2.5 MHz, program MIIMCFG[MCS] = 0x4 and UPSMR[MDCP] = 0. See the MSC8154E Reference Manual for configuration details.

2. The value depends on the source clock. For example, for a source clock of 267 MHz, the delay is 70 ns. For a source clock of 333 MHz, the delay is 58 ns.



Figure 24. MII Management Interface Timing

2.6.5.2 RGMII AC Timing Specifications

Table 34 presents the RGMII AC timing specifications for applications requiring an on-board delayed clock.

Table 34. RGMII at 1 Gbps² with On-Board Delay³ AC Timing Specifications

Parameter/Condition			Symbol	Min	Тур	Max	Unit
Data to	clock	output skew (at transmitter) ⁴	t _{SKEWT}	0.5	_	0.5	ns
Data to	clock	input skew (at receiver) ⁴	t _{SKEWR}	1	_	2.6	ns
Notes:	1. 2. 3. 4.	At recommended operating conditions with V_{DDIO} of 2.5 V ± 5%. RGMII at 100 Mbps support is guaranteed by design. Program GCR4 as 0x00000000. This implies that PC board design requires clocks to be routed such the less than 2.0 ns is added to the associated clock signal.	nat an additiona	l trace dela	ay of great	er than 1.	5 ns and

Table 35 presents the RGMII AC timing specification for applications required non-delayed clock on board.

Table 35.	RGMII at 1	Gbps ² wit	h No On	-Board Dela	y ³ AC	Timing \$	Specifications
					, -		

		Parameter/Condition	Symbol	Min	Тур	Max	Unit
Data to clock output skew (at transmitter) ⁴ t _{SKEWT} -2.6					—	-1.0	ns
Data to	clock	input skew (at receiver) ⁴	t _{SKEWR}	-0.5	—	0.5	ns
Notes:	1. 2. 3. 4.	At recommended operating conditions with V_{DDIO} of 2.5 V ± 5%. RGMII at 100 Mbps support is guaranteed by design. GCR4 should be programmed as 0x000CC330. This implies that PC board design requires clocks to be routed with no	additional trac	e delay			

Figure 25 shows the RGMII AC timing and multiplexing diagrams.



Figure 25. RGMII AC Timing and Multiplexing

2.6.7 Asynchronous Signal Timing

Table 35 lists the asynchronous signal timing specifications.

Table 37. Signal Timing

Characteristics Symbol		Туре	Min	
Input	t _{IN}	Asynchronous	One CLKIN cycle	
Output	t _{OUT}	Asynchronous	Application dependent	
Note: Input value relevant for EE0,	e: Input value relevant for EE0, IRQ[15–0], and NMI only.			

The following interfaces use the specified asynchronous signals:

• *GPIO*. Signals GPIO[31–0], when used as GPIO signals, that is, when the alternate multiplexed special functions are not selected.

Note: When used as a general purpose input (GPI), the input signal should be driven until it is acknowledged by the MSC8154E device, that is, when the expected input value is read from the GPIO data register.

- *EE port*. Signals EE0, EE1.
- *Boot function*. Signal STOP_BS.
- I^2C interface. Signals I2C_SCL and I2C_SDA.
- Interrupt inputs. Signals IRQ[15–0] and NMI.
- Interrupt outputs. Signals INT_OUT and NMI_OUT (minimum pulse width is 32 ns).

2.6.8 JTAG Signals

Table 38 lists the JTAG timing specifications shown in Figure 29 through Figure 32.

Table 38. JTAG Timing

Characteristics		All frequencies		11:4
		Min	Max	Unit
TCK cycle time	tтскх	36.0	—	ns
TCK clock high phase measured at $V_{M} = V_{DDIO}/2$	t _{тскн}	15.0	—	ns
Boundary scan input data setup time	t _{BSVKH}	0.0	—	ns
Boundary scan input data hold time	t _{BSXKH}	15.0	—	ns
TCK fall to output data valid	t _{TCKHOV}	—	20.0	ns
TCK fall to output high impedance	t _{TCKHOZ}	—	24.0	ns
TMS, TDI data setup time	t _{TDIVKH}	0.0	—	ns
TMS, TDI data hold time		5.0	—	ns
TCK fall to TDO data valid		—	10.0	ns
TCK fall to TDO high impedance		—	12.0	ns
TRST assert time		100.0	—	ns
Note: All timings apply to OnCE module data transfers as well as any other transfers via the JTAG port.				

Figure 29 shows the test clock input timing diagram



Figure 29. Test Clock Input Timing



Figure 30 shows the boundary scan (JTAG) timing diagram.



Figure 30. Boundary Scan (JTAG) Timing





Figure 31. Test Access Port Timing

Figure 32 shows the $\overline{\text{TRST}}$ timing diagram.



Figure 32. TRST Timing

DDR Memory Related Pins 3.5.1

This section discusses the various scenarios that can be used with either of the MSC8154E DDR ports.

The signal names in Table 40, Table 41 and Table 42 are generic names for a DDR SDRAM interface. For actual pin Note: names refer to Table 1.

3.5.1.1 **DDR Interface Is Not Used**

Signal Name	Pin Connection	
MDQ[0-63]	NC	
MDQS[7-0]	NC	
MDQS[7-0]	NC	
MA[15–0]	NC	
MCK[0-2]	NC	
MCK[0-2]	NC	
MCS[1-0]	NC	
MDM[7-0]	NC	
MBA[2-0]	NC	
MCAS	NC	
MCKE[1-0]	NC	
MODT[1-0]	NC	
MMDIC[1-0]	NC	
MRAS	NC	
MWE	NC	
MECC[7-0]	NC	
MDM8	NC	
MDQS8	NC	
MDQS8	NC	
MAPAR_OUT	NC	
MAPAR_IN	NC	
MVREF ³	NC	
GVDD1/GVDD2 ³	NC	
 For the signals listed in this table, the initial M stands for M1 or M2 depending on which DDR controller is not used. If the DDR controller is not used, disable the internal DDR clock by setting the appropriate bit in the System Clock Control Register (SCCR) and put all DDR I/O in sleep mode by setting DRx. GCRIDDRx. DOZE1 (for DDR controller x). See the 		

Table 40. Connectivity of DDR Related Pins When the DDR Interface Is Not Used

Clocks and General Configuration Registers chapters in the MSC8154E Reference Manual for details.

For MSC8154E Revision 1 silicon, these pins were connected to GND. For newer revisions of the MSC8154E, connecting 3. these pins to GND increases device power consumption.

3.5.1.4 DDR2 Unused MAPAR Pin Connections

When the MAPAR signals are not used, refer to Table 43 to determine the correct pin connections.

Table 43. Connectivit	y of MAPAR	Pins for DDR2
-----------------------	------------	---------------

		Signal Name	Pin connection
MAPAR	_OUT	-	NC
MAPAR_IN NC		NC	
 Notes: 1. For the signals listed in this table, the initial M stands for M1 or M2 depending on which DDR controller is used for DDR2. 2. For MSC8154E Revision 1 silicon, these pins were connected to GND. For newer revisions of the MSC8154E, connecting these pins to GND increases device power consumption. 			

3.5.2 HSSI-Related Pins

3.5.2.1 HSSI Port Is Not Used

The signal names in Table 44 and Table 45 are generic names for a RapidIO interface. For actual pin names refer to Table 1.

Table 44. Connectivity of Serial RapidIO In	nterface Related Pins When the Rap	idIO Interface Is Not Used
---	------------------------------------	----------------------------

Signal Name	Pin Connection	
SR_IMP_CAL_RX	NC	
SR_IMP_CAL_TX	NC	
SR[1-2]_REF_CLK	SXCVSS	
SR[1-2]_REF_CLK	SXCVSS	
SR[1-2]_RXD[3-0]	SXCVSS	
SR[1-2]_RXD[3-0]	SXCVSS	
SR[1-2]_TXD[3-0]	NC	
SR[1-2]_TXD[3-0]	NC	
SR[1-2]_PLL_AVDD	In use	
SR[1–2]_PLL_AGND	In use	
SXPVSS	In use	
SXCVSS	In use	
SXPVDD	In use	
SXCVDD	In use	
Note: All lanes in the HSSI SerDes should be powered down. Refer to the MSC8154E Reference Manual for details.		

3.5.2.2 HSSI Specific Lane Is Not Used

Table 45. Connectivity of HSSI Related Pins When Specific Lane Is Not Used

Signal Name	Pin Connection
SR_IMP_CAL_RX	In use
SR_IMP_CAL_TX	In use
SR[1-2]_REF_CLK	In use
SR[1-2]_REF_CLK	In use



NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- A MAXIMUM SOLDER BALL DIAMETER MEASURE PARALLEL TO DATUM A.
- A DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- A PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.
- 6. ALL DIMENSIONS ARE SYMMETRIC ACROSS THE PACKAGE CENTER LINES, UNLESS DIMENSIONED OTHERWISE.
- 7. 29.2MM MAXIMUM PACKAGE ASSEMBLY (LID + LAMINATE) X AND Y.

Figure 40. MSC8154E Mechanical Information, 783-ball FC-PBGA Package