

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	50
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	6K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 15x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-UFBGA
Supplier Device Package	64-UFBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l073rzi6tr

List of tables STM32L073xx

Table 45.	HSE oscillator characteristics	
Table 46.	LSE oscillator characteristics	
Table 47.	16 MHz HSI16 oscillator characteristics	
Table 48.	HSI48 oscillator characteristics	
Table 49.	LSI oscillator characteristics	
Table 50.	MSI oscillator characteristics	
Table 51.	PLL characteristics	
Table 52.	RAM and hardware registers	
Table 53.	Flash memory and data EEPROM characteristics	
Table 54.	Flash memory and data EEPROM endurance and retention	
Table 55.	EMS characteristics	
Table 56.	EMI characteristics	
Table 57.	ESD absolute maximum ratings	
Table 58.	Electrical sensitivities	
Table 59.	I/O current injection susceptibility	
Table 60.	I/O static characteristics	
Table 61.	Output voltage characteristics	
Table 62.	I/O AC characteristics	
Table 63.	NRST pin characteristics	
Table 64.	ADC characteristics	
Table 65.	R _{AIN} max for f _{ADC} = 16 MHz	
Table 66.	ADC accuracy	
Table 67.	DAC characteristics	
Table 68.	Temperature sensor calibration values	
Table 69.	Temperature sensor characteristics	
Table 70.	Comparator 1 characteristics	
Table 71.	Comparator 2 characteristics	107
Table 72.	TIMx characteristics	
Table 73.	I2C analog filter characteristics	
Table 74.	USART/LPUART characteristics	109
Table 75.	SPI characteristics in voltage Range 1	
Table 76.	SPI characteristics in voltage Range 2	
Table 77.	SPI characteristics in voltage Range 3	112
Table 78.	I2S characteristics	114
Table 79.	USB startup time	116
Table 80.	USB DC electrical characteristics	116
Table 81.	USB: full speed electrical characteristics	117
Table 82.	LCD controller characteristics	117
Table 83.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	120
Table 84.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
	package mechanical data	122
Table 85.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	123
Table 86.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	125
Table 87.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
	grid array package mechanical data	128
Table 88.	TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	
Table 89.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data	
Table 90.	Thermal characteristics	
Table 91.	STM32L073xx ordering information scheme	136
Table 92.	Document revision history	137



STM32L073xx List of figures

List of figures

Figure 1.	STM32L073xx block diagram	12
Figure 2.	Clock tree	24
Figure 3.	STM32L073xx LQFP100 pinout - 14 x 14 mm	37
Figure 4.	STM32L073xx UFBGA100 ballout - 7x 7 mm	38
Figure 5.	STM32L073xx LQFP64 pinout - 10 x 10 mm	39
Figure 6.	STM32L073xx TFBGA64 ballout - 5x 5 mm	40
Figure 7.	STM32L073xx LQFP48 pinout - 7 x 7 mm	41
Figure 8.	Memory map	
Figure 9.	Pin loading conditions	
Figure 10.	Pin input voltage	57
Figure 11.	Power supply scheme	
Figure 12.	Optional LCD power supply scheme	
Figure 13.	Current consumption measurement scheme	
Figure 14.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
J	Flash memory, Range 2, HSE, 1WS	68
Figure 15.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
J	Flash memory, Range 2, HSI16, 1WS	68
Figure 16.	IDD vs VDD, at TA= 25 °C, Low-power run mode, code running	
J	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	72
Figure 17.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled	
Ü	and running on LSE Low drive	73
Figure 18.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,	
J	all clocks off	74
Figure 19.	High-speed external clock source AC timing diagram	
Figure 20.	Low-speed external clock source AC timing diagram	
Figure 21.	HSE oscillator circuit diagram	
Figure 22.	Typical application with a 32.768 kHz crystal	
Figure 23.	HSI16 minimum and maximum value versus temperature	
Figure 24.	VIH/VIL versus VDD (CMOS I/Os)	
Figure 25.	VIH/VIL versus VDD (TTL I/Os)	
Figure 26.	I/O AC characteristics definition	
Figure 27.	Recommended NRST pin protection	
Figure 28.	ADC accuracy characteristics	
Figure 29.	Typical connection diagram using the ADC	
Figure 30.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 31.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	
Figure 32.	12-bit buffered/non-buffered DAC	
Figure 33.	SPI timing diagram - slave mode and CPHA = 0	. 112
Figure 34.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	113
Figure 35.	SPI timing diagram - master mode ⁽¹⁾	113
Figure 36.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	115
Figure 37.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	115
Figure 38.	USB timings: definition of data signal rise and fall time	117
Figure 39.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	
Figure 40.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
J	recommended footprint	121
Figure 41.	LQFP100 marking example (package top view)	. 121
Figure 42.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball	
•		



3 Functional overview

3.1 Low-power modes

The ultra-low-power STM32L073xx support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

• Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in 3.5 µs, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USB/USART/I2C/LPUART/LPTIMER wakeup events.

14/139 DocID027096 Rev 3

STM32L073xx Functional overview

Table 5. Functionalities depending on the working mode (from Run/active down to standby) ⁽¹⁾⁽²⁾

			Low-	Low-		Stop Sta		Standby	
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability	
CPU	Υ		Y						
Flash memory	0	0	0	0					
RAM	Υ	Y	Y	Y	Υ				
Backup registers	Y	Y	Y	Y	Υ		Υ		
EEPROM	0	0	0	0					
Brown-out reset (BOR)	0	0	0	0	0	0	0	0	
DMA	0	0	0	0					
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-		
Power-on/down reset (POR/PDR)	Υ	Y	Y	Υ	Υ	Y	Υ	Y	
High Speed Internal (HSI)	0	0			(3)				
High Speed External (HSE)	0	0	0	0					
Low Speed Internal (LSI)	0	0	0	0	0		0		
Low Speed External (LSE)	0	0	0	0	0		0		
Multi-Speed Internal (MSI)	0	0	Y	Y			I		
Inter-Connect Controller	Y	Y	Y	Y	Υ		ł		
RTC	0	0	0	0	0	0	0		
RTC Tamper	0	0	0	0	0	0	0	0	
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0	
LCD	0	0	0	0	0				
USB	0	0				0			
USART	0	0	0	0	O ⁽⁴⁾	0			
LPUART	0	0	0	0	O ⁽⁴⁾	0	-		
SPI	0	0	0	0			-		
I2C	0	0	0	0	O ⁽⁵⁾	0			
ADC	0	0							

STM32L073xx Functional overview

3.4 Reset and supply management

3.4.1 Power supply schemes

• V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.

- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{DD_USB} = 1.65 to 3.6V: external power supply for USB transceiver, USB_DM (PA11) and USB_DP (PA12). To guarantee a correct voltage level for USB communication V_{DD_USB} must be above 3.0V. If USB is not used this pin must be tied to V_{DD}.

3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).


When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the $V_{DD/VDDA}$ power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when $V_{DD/VDDA}$ drops below the V_{PVD} threshold and/or when $V_{DD/VDDA}$ is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.





3.8 Memories

The STM32L073xx devices have the following features:

 20 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).

- The non-volatile memory is divided into three arrays:
 - 64, 128 or 192 Kbytes of embedded Flash program memory
 - 6 Kbytes of data EEPROM
 - Information block containing 32 user and factory options bytes plus 8 Kbytes of system memory

Flash program and data EEPROM are divided into two banks. This allows writing in one bank while running code or reading data from the other bank.

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.
 - The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the non-volatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.9 Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USB (PA11, PA12), USART1(PA9, PA10) or USART2(PA2, PA3). See STM32[™] microcontroller system memory boot mode AN2606 for details.

26/139 DocID027096 Rev 3

3.18.2 Universal synchronous/asynchronous receiver transmitter (USART)

The four USART interfaces (USART1, USART2, USART4 and USART5) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 and USART2 also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 13 for the supported modes and features of USART interfaces.

USART modes/features ⁽¹⁾	USART1 and USART2	USART4 and USART5
Hardware flow control for modem	X	X
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	X
Synchronous mode ⁽²⁾	Х	X
Smartcard mode	X	-
Single-wire half-duplex communication	X	Х
IrDA SIR ENDEC block	X	-
LIN mode	X	-
Dual clock domain and wakeup from Stop mode	X	-
Receiver timeout interrupt	X	-
Modbus communication	X	-
Auto baud rate detection (4 modes)	X	-
Driver Enable	X	X

Table 13. USART implementation

3.18.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame

57

^{1.} X = supported.

^{2.} This mode allows using the USART as an SPI master.

STM32L073xx Pin descriptions




Figure 5. STM32L073xx LQFP64 pinout - 10 x 10 mm

- 1. The above figure shows the package top view.
- 2. I/O pin supplied by VDD_USB.

Pin descriptions STM32L073xx




Figure 6. STM32L073xx TFBGA64 ballout - 5x 5 mm

^{1.} The above figure shows the package top view.

^{2.} I/O pin supplied by VDD_USB.

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.65 V \leq V $_{DD}$ \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 10.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{LPBUF} ⁽⁴⁾	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V _{REFINT_DIV1} ⁽⁴⁾	1/4 reference voltage	-	24	25	26	
V _{REFINT_DIV2} ⁽⁴⁾	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3} ⁽⁴⁾	3/4 reference voltage	-	74	75	76	IXEI IIVI

Table 29. Embedded internal reference voltage⁽¹⁾ (continued)

- Refer to Table 41: Peripheral current consumption in Stop and Standby mode for the value of the internal reference current consumption (I_{REFINT}).
- 2. Guaranteed by test in production.
- 3. The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.
- 4. Guaranteed by design.
- 5. Shortest sampling time can be determined in the application by multiple iterations.
- 6. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 26: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled f_{APB1} = f_{APB2} = f_{APB}
- When PLL is on, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock applied to OSCI_IN input follows the characteristic specified in Table 43: High-speed external user clock characteristics
- For maximum current consumption V_{DD} = V_{DDA} = 3.6 V is applied to all supply pins
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise

The parameters given in *Table 51*, *Table 26* and *Table 27* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 26*.

66/139 DocID027096 Rev 3

Table 50. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%
	MSI oscillator frequency drift 0 °C \leq T _A \leq 85 °C	-	±3	-	
		MSI range 0	- 8.9	+7.0	
		MSI range 1	- 7.1	+5.0	
D _{TEMP(MSI)} ⁽¹⁾		MSI range 2	- 6.4	+4.0	%
	MSI oscillator frequency drift $V_{DD} = 3.3 \text{ V}, -40 \text{ °C} \le T_A \le 110 \text{ °C}$	MSI range 3	- 6.2	+3.0	
	TOD SIGN, IS SINGLE THE S	MSI range 4	- 5.2	+3.0	
		MSI range 5	- 4.8	+2.0	
		MSI range 6	- 4.7	+2.0	
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V \leq V _{DD} \leq 3.6 V, T _A = 25 °C	-	-	2.5	%/V
		MSI range 0	0.75	-	
		MSI range 1	1	-	
		MSI range 2	1.5	-	
I _{DD(MSI)} ⁽²⁾	MSI oscillator power consumption	MSI range 3	2.5	-	μΑ
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
+	MSI oscillator startup time	MSI range 4	6	-	116
t _{SU(MSI)}	INO OSCIIIAIOI SIAITUP IIIIE	MSI range 5	5	-	μs
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.


The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu A/+0 \mu A$ range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 59.

Table 59. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
I _{INJ}	Injected current on BOOT0	-0	NA	
	Injected current on PA0, PA4, PA5, PC15, PH0 and PH1	-5	0	mA
	Injected current on any other FT, FTf pins	-5 ⁽¹⁾	NA	
	Injected current on any other pins	-5 ⁽¹⁾	+5	

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.



The analog spike filter is compliant with I²C timings requirements only for the following voltage ranges:

- Fast mode Plus: $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$ and voltage scaling Range 1
- Fast mode:
 - 2 V \leq V_{DD} \leq 3.6 V and voltage scaling Range 1 or Range 2.
 - V_{DD} < 2 V, voltage scaling Range 1 or Range 2, C_{load} < 200 pF.

In other ranges, the analog filter should be disabled. The digital filter can be used instead.

Note: In Standard mode, no spike filter is required.

Table 73. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
		Range 1		100 ⁽³⁾	
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	Range 2	50 ⁽²⁾	-	ns
		Range 3		-	

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below $t_{\text{AF}(\text{min})}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

USART/LPUART characteristics

The parameters given in the following table are guaranteed by design.

Table 74. USART/LPUART characteristics

Symbol	Parameter	Conditions	Тур	Max	Unit
		Stop mode with main regulator in Run mode, Range 2 or 3	-	8.7	
t _{WUUSART}	Wakeup time needed to calculate the maximum USART/LPUART baudrate	Stop mode with main regulator in Run mode, Range 1	-	8.1	μs
	allowing to wake up from Stop mode	Stop mode with main regulator in low-power mode, Range 2 or 3	-	12	
		Stop mode with main regulator in low-power mode, Range 1	-	11.4	

I2S characteristics


Table 78. I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
f	I2C alook fraguanay	Master data: 32 bits	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVITZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	-	15	
t _{h(WS)}	WS hold time	Master mode	11	-	
t _{su(WS)}	WS setup time	Slave mode	6	-	
t _{h(WS)}	WS hold time	Slave mode	2	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	0	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	6.5	-	ns
t _{h(SD_MR)}	Data input hold time	Master receiver	18	-	113
t _{h(SD_SR)}	Data input noid time	Slave receiver	15.5	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	77	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	8	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	18	-	
t _{h(SD_MT)}	Data output noid time	Master transmitter (after enable edge)	1.5	-	

^{1.} Guaranteed by characterization results.

Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.



^{2. 256}xFs maximum value is equal to the maximum clock frequency.

Package information STM32L073xx

Device marking for UFBGA100

The following figure gives an example of topside marking versus ball A 1 position identifier location.




Figure 44. UFBGA100 marking example (package top view)



^{1.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Package information STM32L073xx

Device marking for TFBGA64

The following figure gives an example of topside marking versus ball A 1 position identifier location.




Figure 50. TFBGA64 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



130/139 DocID027096 Rev 3

Package information STM32L073xx

7.6 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_\mathsf{I/O} \; \mathsf{max} = \Sigma \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \Sigma ((\mathsf{V}_\mathsf{DD} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 30. Thermal characteristics						
Symbol	Parameter	Value	Unit			
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	54				
	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	46				
Θ_{JA}	Thermal resistance junction-ambient TFBGA64 - 5 x 5 mm / 0.5 mm pitch	64	°C/W			
	Thermal resistance junction-ambient LQFP100 - 14 x 14 mm / 0.5 mm pitch	41				
	Thermal resistance junction-ambient UFBGA100 - 7 x 7 mm / 0.5 mm pitch	57				

Table 90. Thermal characteristics

Revision history STM32L073xx

Table 92. Document revision history

Date	Revision	Changes
22-Mar-2016	3	Updated number of SPIs on cover page and in <i>Table 2: Ultra-low-power STM32L073xxx device features and peripheral counts</i> . Changed minimum comparator supply voltage to 1.65 V on cover page. Added minimum DAC supply voltage on cover page. Added number of fast and standard channels in <i>Section 3.12: Analog-to-digital converter (ADC)</i> . Updated Section 3.18.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.18.4: Serial peripheral interface (SPI)/Inter-integrated sound (I2S) to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces. Added baudrate allowing to wake up the MCU from Stop mode in Section 3.18.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.18.3: Low-power universal asynchronous receiver transmitter (UPART). Section 6.3.15: 12-bit ADC characteristics: — Table 64: ADC characteristics: Distinction made between V _{DDA} for fast and standard channels; added note 4. related to R _{ADC} . Updated f _{TRIG} . Updated f _{TRIG} . Updated equation 1 description. — Updated Table 65: RAIN max for fADC = 16 MHz for f _{ADC} = 16 MHz and distinction made between fast and standard channels. Updated R _O and added Note 2. in Table 67: DAC characteristics. Added Table 74: USART/LPUART characteristics.