

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	nX-U8/100
Core Size	8-Bit
Speed	4.2MHz
Connectivity	I ² C, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.1V ~ 3.6V
Data Converters	A/D 2x24b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/rohm-semi/ml610q482p-nnntb03a7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

• PWM

- Resolution 16 bits \times 1 channel

- Synchronous serial port
 - Master/slave selectable
 - LSB first/MSB first selectable
 - 8-bit length/16-bit length selectable
- UART
 - TXD/RXD \times 1 channel
 - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
 - Positive logic/negative logic selectable
 - Built-in baud rate generator
- I²C bus interface
 - Master function only
 - Fast mode (400 kbps@4MHz), standard mode (100 kbps@1MHz, 50kbps@500kHz)
- Buzzer driver
 - 4 output modes, 8 frequencies, 16 duty levels
- RC oscillation type A/D converter
 - 24-bit counter
 - Time division \times 2 channels
- Analog Comparator
 - Operating voltage: $V_{DD}=1.8V\sim3.6V$
 - Common mode input voltage: $0.2V \sim VDD 1.0V$
 - Input offset voltage: 50mV(max)
 - Interrupt allow edge selection and sampling selection
- General-purpose ports
 - Non-maskable interrupt input port × 1 channel
 - Input-only port × 6 channels (including secondary functions)
 - Output-only port × 4 channels (including secondary functions)
 - Input/output port × 22 channels (including secondary functions)
- Reset
 - Reset through the RESET_N pin
 - Power-on reset generation when powered on
 - Reset when oscillation stop of the low-speed clock is detected
 - Reset by the watchdog timer (WDT) overflow
- Power supply voltage detect function
 - Judgment voltages: One of 16 levels
 - Judgment accuracy: ±2% (Typ.)
- Clock
 - Low-speed clock: (This LSI can not guarantee the operation without low-speed clock) Crystal oscillation (32.768 kHz/38.4KHz)
 - High-speed clock: Built-in RC oscillation (500 kHz)
 - Built-in PLL oscillation (8.192 MHz ±2.5%), crystal/ceramic oscillation (4.096 MHz), external clock
 - Selection of high-speed clock mode by software:
 Built-in RC oscillation, built-in PLL oscillation, crystal/ceramic oscillation, external clock

- Power management
 - HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
 - STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
 - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
 - Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.
- Shipment
 - Chip
 - ML610Q482P-xxxWA (Blank product: ML610Q482P-NNNWA)
 - 48-pin plastic TQFP ML610Q482P-xxxTBZ03A (Blank product: ML610Q482P-NNNTBZ03A) xxx: ROM code number
- Guaranteed operating range
 - Operating temperature: -40°C to +85°C
 - Operating voltage: $V_{DD} = 1.1V$ to 3.6V

ML610Q482P

BLOCK DIAGRAM ML610Q482P Block Diagram

Figure 1 show the block diagram of the ML610Q482P. "*" indicates the secondary function of each port.





Figure 1 ML610Q482P Block Diagram

PIN CONFIGURATION ML610Q482P TQFP48 Pin Layout



Note:

The assignment of the pads P30 to P35 are not in order.

Figure 2 ML610Q482P TQFP48 Pin Configuration

PIN LIST

PAD		Prima	ary function	S	Secondary function			Tertiary function	
No.	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
7,21, 33,45	Vss	_	Negative power supply pin	_	_	_		_	
24,43	V _{DD}		Positive power supply pin	_	_		_		_
44	V _{ddl}		Power supply pin for internal logic (internally generated)	_			_		
46	V _{DDX}		Power supply pin for low-speed oscillation (internally generated)	_		_	_	_	_
20	V _{PP}	—	Power supply pin for Flash ROM	_		_	_	_	
17	TEST	I/O	Input/output pin for testing	_			_		
18	RESET_ N	I	Reset input pin	_	—	—	_		—
47	XT0	I	Low-speed clock oscillation pin						
48	XT1	0	Low-speed clock oscillation pin	_	_	—	_		—
19	NMI	I	Non-maskable interrupt pin	_	—	_	_	_	—
3	P00/EXI 0	I	Input port, External interrupt 0, Capture 0 input	—	_	_	_		_
4	P01/EXI 1	I	Input port, External interrupt 1, Capture 1 input			_		_	
5	P02/EXI 2/RXD0	I	Input port, External interrupt 2, UART0 receive			_			
6	P03/EXI 3	I	Input port, External interrupt 3	_	_	_	_		
1	CMPP	I	Analog comparator non-inverted input	_		_			
2	СМРМ	I	Analog comparator inverted input	_		_	_	_	
22	P10	Ι	Input port	OSC0	I	High-speed oscillation		_	
23	P11	I	Input port	OSC1	0	High-speed oscillation	—		—
34	P20/LE D0	0	Output port	LSCLK	0	Low-speed clock output			_
35	P21LED 1	0	Output port	OUTCLK	0	High-speed clock output	_	_	_
36	P22/LE D2	0	Output port	BZ0	0	BZ0 output	_	_	—
8	P24/LE D4	0	Output port	PWM0	0	PWM0 output			_
37	P30	I/O	Input/output port	IN0	I	RC type ADC0 oscillation input pin	_	_	
38	P31	I/O	Input/output port	CS0	0	RC type ADC0 reference capacitor connection pin		_	
40	P32	I/O	Input/output port	RS0	0	RC type ADC0 reference resistor connection pin	_		
41	P33	I/O	Input/output port	RT0	0	RC type ADC0 resistor sensor connection pin		—	
39	P34	I/O	Input/output port	RCT0	0	RC type ADC0 resistor/capacitor sensor connection pin	PWM0	0	PWM0 output

PAD	F	Prima	ary function	Secondary function			Tertiary function		
No.	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
42	P35	I/O	Input/output port	RCM	0	RC type ADC oscillation monitor	_	_	_
9	P40	I/O	Input/output port	SDA	I/O	I ² C data input/output	SIN0	Ι	SSIO data input
10	P41	I/O	Input/output port	SCL	I/O	I ² C clock input/output	SCK0	I/O	SSIO synchronous clock
11	P42	I/O	Input/output port	RXD0	I	UART data input	SOUT0	Ι	SSIO data output
12	P43	I/O	Input/output port	TXD0	0	UART data output	PWM0	0	PWM output
13	P44/T02 P0CK	I/O	Input/output port, Timer 0/Timer 2/PWM0 external clock input	IN1	I	RC type ADC1 oscillation input pin	SINO	Η	SSIO0 data input
14	P45/T13 P1CK	I/O	Input/output port, Timer 1/Timer 3 external clock input	CS1	0	RC type ADC1 reference capacitor connection pin	SCK0	I/O	SSIO0 synchronous clock
15	P46	I/O	Input/output port	RS1	0	RC type ADC1 reference resistor connection pin	SOUT0	0	SSIO0 data output
16	P47	I/O	Input/output port	RT1	0	RC type ADC1 resistor sensor connection pin	_		
25	PA0	I/O	Input/output port		_				—
26	PA1	I/O	Input/output port		_	—	_	_	_
27	PA2	I/O	Input/output port	—	—	—	_		—
28	PA3	I/O	Input/output port	_		—	_		—
29	PA4	I/O	Input/output port		—			_	_
30	PA5	I/O	Input/output port		_				
31	PA6	I/O	Input/output port		—	—	_	_	
32	PA7	I/O	Input/output port	—	—		—	—	—

PIN DESCRIPTION

			Primary/	
Pin name	1/0	Description	Secondary/	Logio
Pin name	1/0	Description	-	Logic
Queters			Tertiary	
System			1	
RESET_N	I	Reset input pin. When this pin is set to a "L" level, system reset mode is	—	Negative
		set and the internal section is initialized. When this pin is set to a "H" level		
		subsequently, program execution starts. A pull-up resistor is internally		
		connected.		
XT0		Crystal connection pin for low-speed clock.		_
XT1	0	A 32.768 kHz crystal oscillator (see measuring circuit 1) is connected to		
		this pin. Capacitors CDL and CGL are connected across this pin and V_{SS} as required.	_	—
OSC0	1	Crystal/ceramic connection pin for high-speed clock.	Secondary	
OSC0 OSC1	0	A crystal or ceramic is connected to this pin (4.1 MHz max.). Capacitors	-	
0301	0	CDH and CGH (see measuring circuit 1) are connected across this pin	Secondary	_
		and V_{ss} .		
		This pin is used as the secondary function of the P10 pin(OSC0) and P11		
		pin(OSC1).		
LSCLK	0	Low-speed clock output pin. This pin is used as the secondary function of	Secondary	
		the P20 pin.		
OUTCLK	0	High-speed clock output pin. This pin is used as the secondary function of	Secondary	—
		the P21 pin.		
General-purp	ose in	put port		
P00-P03	Ι	General-purpose input port.	Primary	Positive
		Since these pins have secondary functions, the pins cannot be used as a		
		port when the secondary functions are used.		
P10,P11	Ι	General-purpose input port.	Primary	Positive
		Since these pins have secondary functions, the pins cannot be used as a		
		port when the secondary functions are used.		
General-purp	ose oi		1	
P20,P21,	0	General-purpose output port.	Primary	Positive
P22,P24		Since these pins have secondary functions, the pins cannot be used as a		
		port when the secondary functions are used.		
		put/output port		
P30-P35	I/O	General-purpose input/output port.	Primary	Positive
		Since these pins have secondary functions, the pins cannot be used as a		
D 40 D 47	1/0	port when the secondary functions are used.	.	D :::
P40-P47	I/O	General-purpose input/output port.	Primary	Positive
		Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.		
PA0-PA7	I/O	General-purpose input/output port.	Drimoni	Dogitiv <i>i</i> a
PAU-PA/	I/U		Primary	Positive

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
UART				
TXD0	0	UART data output pin. This pin is used as the secondary function of the P43 pin.	Secondary	Positive
RXD0	Ι	UART data input pin. This pin is used as the secondary function of the P42 or the primary function of the P02 pin.	Primary/Se condary	Positive
I ² C bus interfa	ace			
SDA	I/O	I^2C data input/output pin. This pin is used as the secondary function of the P40 pin. This pin has an NMOS open drain output. When using this pin as a function of the I^2C , externally connect a pull-up resistor.	Secondary	Positive
SCL	0	I^2C clock output pin. This pin is used as the secondary function of the P41 pin. This pin has an NMOS open drain output. When using this pin as a function of the I^2C , externally connect a pull-up resistor.	Secondary	Positive
Synchronous	serial	(SSIO)		
SCK0	I/O	Synchronous serial clock input/output pin. This pin is used as the tertiary function of the P41 or P45 pin.	Tertiary	_
SINO	I	Synchronous serial data input pin. This pin is used as the tertiary function of the P40 or P44 pin.	Tertiary	Positive
SOUT0	0	Synchronous serial data output pin. This pin is used as the tertiary function of the P42 or P46 pin.	Tertiary	Positive
PWM				
PWM0	0	PWM0 output pin. This pin is used as the tertiary function of the P24 or P43 or P34 pin.	Tertiary	Positive
T02P0CK	0	PWM0 external clock input pin. This pin is used as the primary function of the P44 pin.	Primary	
External inter	rupt			
NMI	Ι	External non-maskable interrupt input pin. An interrupt is generated on both edges.	Primary	Positive/ negative
EXI0-3	Ι	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the P00-P03 pins.	Primary	Positive/ negative
Timer				
T02P0CK	I	External clock input pin used for both Timer 0 and Timer 2. The clocks for these timers are selected by software. This pin is used as the primary function of the P44 pin.	Primary	_
T13P1CK	Ι	External clock input pin used for both Timer 1 and Timer 3. The clocks for these timers are selected by software. This pin is used as the primary function of the P45 pin.	Primary	
Buzzer				
BZ0	0	Buzzer signal output pin. This pin is used as the secondary function of the P22 pin.	Secondary	Positive/ negative
LED drive				J I
LED0,1,2,4	0	NMOS open drain output pins to drive LED. These pins are used as the primary function of the P20,P21,P22,P24 pins.	Primary	Positive/ negative

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
RC oscillation	n type	A/D converter		
INO	I	Channel 0 oscillation input pin. This pin is used as the secondary function of the P30 pin.	Secondary	—
CS0	0	Channel 0 reference capacitor connection pin. This pin is used as the secondary function of the P31 pin.	Secondary	_
RS0	0	This pin is used as the secondary function of the P32 pin which is the reference resistor connection pin of Channel 0.	Secondary	_
RT0	0	Resistor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P34 pin.	Secondary	
CRT0	0	Resistor/capacitor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P33 pin.	Secondary	_
RCM	0	RC oscillation monitor pin. This pin is used as the secondary function of the P35 pin.	Secondary	_
IN1	I	Oscillation input pin of Channel 1. This pin is used as the secondary function of the P44 pin.	Secondary	_
CS1	0	Reference capacitor connection pin of Channel 1. This pin is used as the secondary function of the P45 pin.	Secondary	_
RS1	0	Reference resistor connection pin of Channel 1. This pin is used as the secondary function of the P46 pin.	Secondary	_
RT1	0	Resistor sensor connection pin for measurement of Channel 1. This pin is used as the secondary function of the P47 pin.	Secondary	—
Analog compa	arator			
CMPP	I	Non-inverted input pin.		_
CMPM	I	Inverted input pin.	_	_
For testing				
TEST	I/O	Input/output pin for testing. A pull-down resistor is internally connected.		
Power supply	/			
Vss	—	Negative power supply pin.		
V _{DD}	—	Positive power supply pin.		_
V _{DDL}	—	Positive power supply pin (internally generated) for internal logic. Capacitors CL0 and CL1 (see measuring circuit 1) are connected between this pin and V_{SS} .	—	_
V _{DDX}	—	Plus-side power supply pin (internally generated) for low-speed oscillation. Capacitor Cx (see measuring circuit 1) is connected between this pin and V_{SS} .	—	_
V _{PP}	—	Power supply pin for programming Flash ROM. A pull-up resistor is internally connected.	—	

TERMINATION OF UNUSED PINS

Table 2 shows methods of terminating the unused pins.

Pin	Recommended pin termination
V _{PP}	Open
RESET_N	Open
TEST	Open
NMI	Open
P00 to P03	V _{DD} or V _{SS}
P10, P11	V _{DD}
P20, P21, P22, P24	Open
P30 to P35	Open
P40 to P47	Open
PA0 to PA7	Open
CMPP,CMPM	V _{DD}

Table 2 Termination of Unused Pins

Note:

It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V _{DD}	Ta = 25°C	-0.3 to +4.6	V
Power supply voltage 2	V _{PP}	Ta = 25°C	-0.3 to +9.5	V
Power supply voltage 3	V _{DDL}	Ta = 25°C	-0.3 to +3.6	V
Power supply voltage 4	V _{DDX}	Ta = 25°C	-0.3 to +3.6	V
Input voltage	V _{IN}	Ta = 25°C	–0.3 to V _{DD} +0.3	V
Output voltage	V _{OUT}	Ta = 25°C	–0.3 to V _{DD} +0.3	V
Output current 1	I _{OUT1}	Port3–A, Ta = 25°C	-12 to +11	mA
Output current 2	I _{OUT2}	Port2, Ta = 25°C	-12 to +20	mA
Power dissipation	PD	Ta = 25°C	1.16	W
Storage temperature	T _{STG}	_	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	_	-40 to +85	°C
Operating voltage	V _{DD}		1.1 to 3.6	V
		V _{DD} = 1.1 to 3.6V	30k to 36k	
Operating frequency (CPU)	f _{OP}	$V_{DD} = 1.3$ to 3.6V	30k to 650k	Hz
		V _{DD} = 1.8 to 3.6V	30k to 4.2M	
Low-speed crystal oscillation frequency	f _{XTL}		32.768k/38.4k	Hz
Low-speed crystal oscillation	C _{DL}		0 to 12	pF
external capacitor	C _{GL}		- 0 to 12	
High-speed crystal/ceramic oscillation frequency	f _{XTH}	_	4.0M / 4.096M	Hz
High-speed crystal oscillation	C _{DH}		24	- F
external capacitor	C _{GH}	_	24	pF
Capacitor externally connected to	CLO	_	1.0±30%	
V _{DDL} pin	C _{L1}	_	0.1±30%	μF
Capacitor externally connected to V_{DDX} pin	Cx	_	0.1±30%	μF

OPERATING CONDITIONS OF FLASH ROM

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	At write/erase	0 to +40	°C
	V _{DD}	At write/erase ^{*1}	2.75 to 3.6	
Operating voltage	V _{DDL}	At write/erase ^{*1}	2.5 to 2.75	V
	V _{PP}	At write/erase ^{*1}	7.7 to 8.3	
Write cycles	C _{EP}		10	cycles
Data retention	Y _{DR}		10	years

¹: Those voltages must be supplied to V_{DDL} pin and V_{PP} pin when programming and eraseing Flash ROM. V_{PP} pin has an internal pulldown resister.

CONDITIONS OF ANALOG COMPARATOR

 $(V_{DD} = 1.1 \text{ to } 3.6\text{V}, V_{SS} = 0\text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified})$ (2/4)

Parameter	Symbol Condition			Rating	Unit	Measuring	
Falameter			Min.	Тур.	Max.	Unit	circuit
Common mode Input voltage	CMV _{IN}	$V_{DD} = 1.8 \text{ to } 3.6 \text{V}$	0.2		$V_{DD}-1$	V	
Input offset voltage	VCMPOF	V _{DD} = 1.8 to 3.6V, Ta = 25°C			50	mV	
Response time	T _{CMP}	V _{DD} = 1.8 to 3.6V, Ta = 25°C			100	μs	1
Wake-up time	T _{CMPw}	Over drive = 100mV			3	ms	•
Circuit current (during operation)	I _{CMP}	V_{DD} = 1.8 to 3.6V,Ta = 25°C		2	4	μA	

DC CHARACTERISTICS (1/4)

(V_{DD} = 1.1 to 3.6V, V_{SS} = 0V, Ta = -40 to +85°C, unless otherwise specified) (1/4)

Parameter	Symbol	Condition			Rating	Unit	Measuring	
Farameter	Symbol	Ľ	Condition		Тур.	Max.	Unit	circuit
500kHz RC oscillation	f _{RC}	V _{DD} = 1.3	Ta = 25°C	Тур. –10%	500	Typ. +10%	kHz	
frequency	IRC	to 3.6V	Ta = −40 to +85°C	Тур. –35%	500	Typ. +35%	kHz	
PLL oscillation frequency* ⁴	f _{PLL}		K = 32.768kHz = 1.8 to 3.6V	-2.5%	8.192	+2.5%	MHz	
Low-speed crystal oscillation start time* ²	T_{XTL}		_		0.3	2	S	
500kHz RC oscillation start time	T _{RC}				50	500	μS	1
High-speed crystal oscillation start time* ³	T _{XTH}	V _{DD} =	= 1.8 to 3.6V	_	2	20		
PLL oscillation start time	T _{PLL}	V _{DD} =	= 1.8 to 3.6V	—	1	10	ms	
Low-speed oscillation stop detect time ^{*1}	T _{STOP}		_	0.2	3	20		
Reset pulse width	P _{RST}			200		—		
Reset noise elimination pulse width	P _{NRST}	—				0.3	μS	
Power-on reset activation power rise time	T _{POR}		_	_		10	ms	


*¹: When low-speed crystal oscillation stops for a duration more than the low-speed oscillation stop detect time, the system is reset to shift to system reset mode.

 $*^2$: Use 32.768KHz Crystal Oscillator C-001R (Epson Toyocom) with capacitance C_{GL}/C_{DL}=0pF.

*³: Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera).

*⁴ : 1024 clock average.

RESET



DC CHARACTERISTICS (2/4)

Parameter	Symbol	Conditio		Rating			Unit	Measuring	
Falametei	Symbol	Condition		Min.	Тур.	Max.	Unit	circuit	
			LD2–0 = 0H		1.35				
			LD2–0 = 1H		1.4				
			LD2–0 = 2H	-	1.45				
			LD2–0 = 3H		1.5				
			LD2–0 = 4H		1.6				
			LD2–0 = 5H		1.7				
			LD2–0 = 6H		1.8				
3LD threshold	V _{BLD}	V _{DD} = 1.35 to 3.6V	LD2–0 = 7H	Тур.	1.9	Тур.	V		
/oltage	V BLD	$v_{DD} = 1.35 \text{ to } 3.6 \text{ v}$	LD2–0 = 8H	-2%	2.0	+2%	v		
			LD2–0 = 9H		2.1				
			LD2–0 = 0AH		2.2				
			LD2-0 = 0BH		2.3				
			LD2-0 = 0CH		2.4	-			
			LD2-0 = 0DH		2.5				
			LD2-0 = 0EH		2.7				
			LD2-0 = 0FH		2.9				
BLD threshold voltage temperature deviation	ΔV_{BLD}	V _{DD} = 1.35 to	o 3.6V		0	_	%/°C		
Supply current 1 IDD ²	IDD1	CPU: In STOP state. Low-speed/high-speed	Та=25°С		0.2	0.5	— μΑ		
		oscillation: stopped.	Ta=-40 to + 85°C	_		5			
Cumply summert 0		CPU: In HALT state (LTBC,WDT:Operating* ³	Ta=25℃		0.5	1.3			
Supply current 2	IDD2).High-speed oscillation: Stopped.	Ta=-40 to + 85°C	_		6	μA		
Supply ourrent 2	IDD3	CPU: In 32.768kHz operating state.* ¹	Ta=25℃		5	7			
Supply current 3	1003	High-speed oscillation: Stopped.	Ta=-40 to + 85°C	—	_	12	μA		
Supply current 4	IDD4	CPU: In 500kHz CR	Ta=25℃		70	85	μA		
	1004	operating state.	Ta=-40 to + 85°C			100	μΑ		
Supply current 5	IDDE	CPU: In 4.096MHz operating state.PLL: In	Ta=25℃		0.83	1	_		
	IDD5	oscillating state.V _{DD} = 1.8 to 3.6V	Ta=-40 to + 85℃	_		1.2	- mA		
Current automatic		CPU: In 4.096MHz operating	Ta=25℃		1.3	1.4			
Supply current 6	IDD6	state.Crystal/ceramic: In oscillating state. $*^{1*2}$ V _{DD} = 3.0V	Ta=-40 to + 85°C			2.0	mA		

 *1 : Use 32.768KHz Crystal Oscillator C-001R (Epson Toyocom) with capacitance C_{GL}/C_{DL}=0pF. *2 : Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera). *3 : Significant bits of BLKCON0~BLKCON4 registers are all "1".

DC CHARACTERISTICS (3/4)


ודיי				
	$(V_{DD} = 1.1 \text{ to } 3.6 \text{V}, \text{V}_{SS} = 0 \text{V}$	/, Ta = −40 to +85°C, ι	unless otherwis	e specified) (3/4)

	.			,	Rating	-,		Measuring
Parameter	Symbol	Cond	ition	Min.	Тур.	Max.	Unit	circuit
		IOH1 = -0.5mA, \	/ _{DD} = 1.8 to 3.6V	V _{DD} -0.5				
Output voltage 1 (P20, P21, P22,	VOH1	IOH1 = -0.1mA, \	V _{DD} -0.3					
P24/2 nd function is selected) (P30–P35)		IOH1 = -0.03mA, '	V _{DD} -0.3					
(P40–P47)		IOL1 = +0.5mA, \	/ _{DD} = 1.8 to 3.6V			0.5		
(PA0–PA7)	VOL1	IOL1 = +0.1mA, \	/ _{DD} = 1.3 to 3.6V	_		0.5	V	2
	VOLI	IOL1 = +0.03mA,	V _{DD} = 1.1 to 3.6V			0.3		
Output voltage 2 (P20, P21, P22, P24/2 nd function is Not selected)	VOL2	IOL2 = +5mA, V	_{DD} = 1.8 to 3.6V			0.5		
Output voltage 3 (P40, P41)	VOL3	IOL3 = +3mA, V (when I ² C mod			0.4			
Output leakage (P20, P21, P22, P24)	ЮОН	$VOH = V_{DD}$ (in high		_	1		3	
(P30–P35) (P40–P47) (PA0–PA7) ^{*1}	IOOL	VOL = V _{SS} (in high-	-1			μA	5	
	IIH1	VIH1 =	0		1			
Input current 1		VIL1 = V _{SS}	V_{DD} = 1.8 to 3.6V	-600	-300	-20	_	
(RESET_N)	IIL1		V_{DD} = 1.3 to 3.6V	-600	-300	-10	-	
			V_{DD} = 1.1 to 3.6V	-600	-300	-2	-	
			V_{DD} = 1.8 to 3.6V	20	300	600	-	
Input current 1	IIH1	$VIH1 = V_{DD}$	V_{DD} = 1.3 to 3.6V	10	300	600	-	
(TEST)			$V_{DD} = 1.1$ to 3.6V	2	300	600	-	
	IIL1	VIL1 :		-1	—		-	
		$VIH2 = V_{DD}$	V_{DD} = 1.8 to 3.6V	2	30	200	μA	4
Input current 2	IIH2	(when pulled-down)	V_{DD} = 1.3 to 3.6V	0.2	30	200	4	
(NMI) (P00–P03) (P10, P11) (P30–P35) (P40–P47)		· · · /	V_{DD} = 1.1 to 3.6V	0.01	30	200		
		$VIL2 = V_{SS}$	V_{DD} = 1.8 to 3.6V	-200	-30	-2	-	
	IIL2	(when pulled-up)	V_{DD} = 1.3 to 3.6V	-200	-30	-0.2	_	
		,	$V_{DD} = 1.1 \text{ to } 3.6 \text{V}$	-200	-30	-0.01	-	
(PA0–PA7)	IIH2Z	$VIH2 = V_{DD}$ (in high	-impedance state)		—	1		
	IIL2Z	$VIL2 = V_{SS}$ (in high-	-impedance state)	-1	—			

DC CHARACTERISTICS (4/4)


Deverseter	Oursels al			Rating			Measuring	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	e specified) (4 Measuring circuit	
Input voltage 1 (RESET_N)	VIH1	V_{DD} = 1.3 to 3.6V	0.7 ×V _{DD}		V _{DD}			
(TEST) (NMI) (P00–P03) (P10, P11) (P31–P35) (P40–P43) (P45–P47) (PA0–PA7) ^{*1}	VIIII	$V_{DD} = 1.1$ to 3.6V	0.7 ×V _{DD}	_	V _{DD}	V _{DD}		
		V_{DD} = 1.3 to 3.6V	0		0.3 ×V _{DD}	V	5	
	VIL1	$V_{DD} = 1.1 \text{ to } 3.6 \text{V}$	0	_	0.2 ×V _{DD}	v	0	
Input voltage 2	VIH2	_	0.7 ×V _{DD}		V _{DD}			
(P30, P44)	VIL2	—	0		0.3 ×V _{DD}		circuit	
Input pin capacitance (NMI) (P00–P03) (P10, P11) (P30–P35) (P40–P47) (PA0–PA7)	CIN	f = 10kHz $V_{rms} = 50mV$ $Ta = 25^{\circ}C$	_		5	pF	_	

MEASURING CIRCUIT 1




C _V :	1μF
C _{L0} :	1μF
C _{L1} :	0.1μF
C _X :	0.1μF
C _{GH} :	24pF
C _{DH} :	24pF
32.768kHz crystal:	
C-001R (Epson To	yocom)
4.096MHz crystal:	
HC49SFWB (Kyoc	era)

MEASURING CIRCUIT 2




ML610Q482P

MEASURING CIRCUIT 3




*2: Measured at the specified output pins.

MEASURING CIRCUIT 4



*3: Measured at the specified output pins.


MEASURING CIRCUIT 5



*1: Input logic circuit to determine the specified measuring conditions.

AC CHARACTERISTICS (External Interrupt)


$(V_{DD} = 1.1 \text{ to } 3.6\text{V}, \text{V}_{SS} = 0\text{V}, \text{Ta} = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified})$									
Parameter	Symbol	Condition	Rating			Unit			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit			
External interrupt disable period	T _{NUL}	Interrupt: Enabled (MIE = 1), CPU: NOP operation	76.8	_	106.8	μS			
		System clock: 32.768kHz							



AC CHARACTERISTICS (UART)

$(V_{DD} = 1.3 \text{ to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}, unless otherwise specification of the states of the st$									
Parameter	Symbol	Condition		l loit					
Falametei		Condition	Min.	Тур.	Max.	Unit			
Transmit baud rate	t _{TBRT}			BRT* ¹		s			
Receive baud rate	t _{RBRT}		BRT* ¹ –3%	BRT* ¹	BRT* ¹ +3%	S			

*1: Baud rate period (including the error of the clock frequency selected) set with the UART0 baud rate register (UA0BRTL,H) and the UART0 mode register 0 (UA0MOD0).




*: Indicates the secondary function of the port.

AC CHARACTERISTICS (Synchronous Serial Port)

		$(V_{DD} = 1.3 \text{ to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{ Table}$	a = -40 to +8	5°C, unless	otherwise sp	ecified)
Doromotor	Symbol	Condition		Rating		Unit
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCLK input cycle	taoua	When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	10			μs
(slave mode)	t _{scyc}	When high-speed oscillation is active * ³ (V _{DD} = 1.8 to 3.6V)	1			μS
SCLK output cycle (master mode)	t _{SCYC}	_	—	SCLK*1	—	s
SCLK input pulse width (slave mode)	t	When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	4			μS
	tsw	When high-speed oscillation is active * ³ (V _{DD} = 1.8 to 3.6V)	0.4		_	μS
SCLK output pulse width (master mode)	t _{SW}		SCLK* ¹ ×0.4	SCLK* ¹ ×0.5	SCLK* ¹ ×0.6	s
SOUT output delay time		When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)			500	
(slave mode)	t _{SD}	When high-speed oscillation is active * ³ (V _{DD} = 1.8 to 3.6V)			240	- ns
SOUT output delay time		When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)			500	
(master mode)	t _{SD}	When high-speed oscillation is active $*^{3}(V_{DD} = 1.8 \text{ to } 3.6 \text{V})$			240	- ns
SIN input setup time (slave mode)	t _{ss}		80			ns
SIN input setup time		When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	500			
(master mode)	t _{SS}	When high-speed oscillation is active $*^{3}(V_{DD} = 1.8 \text{ to } 3.6 \text{V})$	240			ns
CIN input hold first		When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	300			
SIN input hold time	t _{SH}	When high-speed oscillation is active * ³ (V _{DD} = 1.8 to 3.6V)	80			ns

*¹: Clock period selected with S0CK3–0 of the serial port 0 mode register (SIO0MOD1)
 *²: When RC oscillation is selected with OSCM1–0 of the frequency control register (FCON0)

*3: When Crystal/ceramic oscillation, built-in PLL oscillation, or external clock input is selected with OSCM1-0 of the frequency control register (FCON0)



*: Indicates the secondary function of the port.

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2008 - 2011 LAPIS Semiconductor Co., Ltd.