



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LVD, POR, WDT
Number of I/O	11
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f636-e-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC12F635/PIC16F636/639 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first $1K \times 14$ (0000h-03FFh, for the PIC12F635) and $2K \times 14$ (0000h-07FFh, for the PIC16F636/639) is physically implemented. Accessing a location above these boundaries will cause a wraparound within the first $2K \times 14$ space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. Register locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are GPRs, implemented as static RAM for the PIC16F636/639. For the PIC12F635, register locations 40h through 7Fh are GPRs implemented as static RAM. Register locations F0h-FFh in Bank 1 point to addresses 70h-7Fh in Bank 0. All other RAM is unimplemented and returns '0' when read. RP0 of the STATUS register is the bank select bit.

<u>RP1</u>	<u>RP0</u>
------------	------------

0	0	\rightarrow	Bank 0 is selected
0	1	\rightarrow	Bank 1 is selected
1	0	\rightarrow	Bank 2 is selected
1	1	\rightarrow	Bank 3 is selected

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK OF THE PIC12F635



FIGURE 2-2: PROGRAM MEMORY MAP AND STACK OF THE PIC16F636/639



Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR/ WUR	Page
Bank	1										
80h	INDF	Addressir (not a phy	ng this loca /sical regis	tion uses c ter)	contents of	FSR to ad	ldress data	memory		XXXX XXXX	32,137
81h	OPTION_REG	RAPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	63,137
82h	PCL	Program	Counter's	(PC) Least	Significant	Byte				0000 0000	32,137
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	26,137
84h	FSR	Indirect D	ata Memo	ry Address	Pointer					xxxx xxxx	32,137
85h	TRISA	_	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
86h	—	Unimplem	nented							—	—
87h	TRISC	—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
88h	_	Unimplem	nented							_	
89h	—	Unimplem	nented							—	_
8Ah	PCLATH	_		—	Write Buff	er for uppe	er 5 bits of	Program C	counter	0 0000	32,137
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF ⁽³⁾	0000 000x	28,137
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE	C1IE	OSFIE	—	TMR1IE	0000 00-0	29,137
8Dh		Unimplem	nented							—	—
8Eh	PCON	—	—	ULPWUE	SBOREN	WUR	—	POR	BOR	01 q-qq	Ou u-uu
8Fh	OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	-110 x000
90h	OSCTUNE	—		_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
91h	_	Unimplem	nented							—	—
92h	_	Unimplem	nented							—	—
93h	_	Unimplem	nented							—	
94h	LVDCON	—		IRVST	LVDEN	—	LVDL2	LVDL1	LVDL0	00 -000	00 -000
95h	WPUDA ⁽²⁾	_		WPUDA5	WPUDA4	_	WPUDA2	WPUDA1	WPUDA0	11 -111	11 -111
96h	IOCA	—	—	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
97h	WDA ⁽²⁾	—		WDA5	WDA4	—	WDA2	WDA1	WDA0	11 -111	11 -111
9Bh	—	Unimplem	nented							—	—
99h	VRCON	VREN	—	VRR	—	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
9Ch	EECON1	_	_	_	_	WRERR	WREN	WR	RD	x000	q000
9Dh	EECON2	EEPROM	Control R	egister 2 (r	not a physic	cal registe	r)				
9Eh		Unimplem	nented							—	—
9Fh	_	Unimplem	nented							_	—

TABLE 2-4: PIC16F636/639 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: RA3 pull-up is enabled when pin is configured as MCLR in the Configuration Word register.

3: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the mismatch exists.

NOTES:

4.3.6 RC4/C2OUT

Figure 4-9 shows the diagram for this pin. The RC4 pin is configurable to function as one of the following:

- a general purpose I/O
- a digital output from the comparator



TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR, WUR	Value on all other Resets
PORTC			RC5	RC4	RC3	RC2	RC1	RC0	xx xx00	uu uu00
CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
TRISC		_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writabl	e bit	U = Unimpler	mented bit, rea	ıd as '0'			
-n = Value at P	POR	'1' = Bit is s	et	'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 7	RAPU: PORT	A Pull-up En	able bit						
	1 = PORTA p	ull-ups are di	sabled						
	0 = PORTA p	ull-ups are er	nabled by indivi	dual PORT late	ch values				
bit 6	INTEDG: Inte	rrupt Edge S	elect bit						
	1 = Interrupt of	on rising edge	e of INT pin						
	0 = Interrupt of	on falling edg	e of INT pin						
bit 5	TOCS: TMR0	Clock Source	e Select bit						
	1 = Transition	= Transition on TOCKI pin							
	0 = Internal in	struction cyc	le clock (Fosc/	4)					
bit 4	TOSE: TMR0	Source Edge	e Select bit	,					
	1 = Incremen	t on hiah-to-le	ow transition or	TOCKI pin					
	0 = Increment	t on low-to-hi	gh transition or	TOCKI pin					
bit 3	PSA: Prescal	er Assignme	nt bit						
	1 = Prescaler	is assigned	to the WDT						
	0 = Prescaler	is assigned t	to the Timer0 m	nodule					
bit 2-0	PS<2:0>: Pre	escaler Rate	Select bits						
	BIT	VALUE TMR0	RATE WDT RA	TE					
	0	00 1 :	2 1:1						
	0	01 1 :	4 1:2						
	0	10 1:	8 1:4						
	0	11 1:	16 1:8						
	1	00 1:	3∠ 1:16 64 1:22						
	1	10 1.	128 1.32						
	1	11 1:	256 1 : 128	3					

REGISTER 5-1: OPTION_REG: OPTION REGISTER

Note 1: A dedicated 16-bit WDT postscaler is available. See Section 12.11 "Watchdog Timer (WDT)" for more information.

TABLE 5-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value o POR, B	on: OR	Valu all o Res	e on other sets
TMR0	Timer0 N	/lodule Re	gister						XXXX XX	xxx	uuuu	uuuu
INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF	0000 0	00x	0000	000x
OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1	111	1111	1111
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1	111	11	1111

Legend: – = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

6.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of TcY as determined by the Timer1 prescaler.

6.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When counting, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after one or more of the following conditions:

- Timer1 is enabled after POR or BOR Reset
- A write to TMR1H or TMR1L
- T1CKI is high when Timer1 is disabled and when Timer1 is reenabled T1CKI is low. See Figure 6-2.

6.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

6.4 Timer1 Oscillator

A low-power 32.768 kHz crystal oscillator is built-in between pins OSC1 (input) and OSC2 (amplifier output). The oscillator is enabled by setting the T1OSCEN control bit of the T1CON register. The oscillator will continue to run during Sleep.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is derived from the internal oscillator or when in LP oscillator mode. The user must provide a software time delay to ensure proper oscillator start-up.

TRISA5 and TRISA4 bits are set when the Timer1 oscillator is enabled. RA5 and RA4 bits read as '0' and TRISA5 and TRISA4 bits read as '1'.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.

6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce a single spurious increment.

6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TTMR1L register pair.

6.6 Timer1 Gate

Timer1 gate source is software configurable to be the T1G pin or the output of Comparator 2. This allows the device to directly time external events using T1G or analog events using Comparator 2. See the CMCON1 register (Register 7-3) for selecting the Timer1 gate source. This feature can simplify the software for a Delta-Sigma A/D converter and many other applications. For more information on Delta-Sigma A/D converters, see the Microchip web site (www.microchip.com).

Note:	TMR1GE bit of the T1CON register must
	be set to use either T1G or C2OUT as the
	Timer1 gate source. See Register 7-3 for
	more information on selecting the Timer1
	gate source.

Timer1 gate can be inverted using the T1GINV bit of the T1CON register, whether it originates from the T1G pin or Comparator 2 output. This configures Timer1 to measure either the active-high or active-low time between events.

7.7 Operation During Sleep

The comparator, if enabled before entering Sleep mode, remains active during Sleep. The additional current consumed by the comparator is shown separately in the **Section 15.0** "**Electrical Specifications**". If the comparator is not used to wake the device, power consumption can be minimized while in Sleep mode by turning off the comparator. The comparator is turned off by selecting mode CM<2:0> = 000 or CM<2:0> = 111 of the CMCON0 register.

A change to the comparator output can wake-up the device from Sleep. To enable the comparator to wake the device from Sleep, the CxIE bit of the PIE1 register and the PEIE bit of the INTCON register must be set. The instruction following the Sleep instruction always executes following a wake from Sleep. If the GIE bit of the INTCON register is also set, the device will then execute the Interrupt Service Routine.

7.8 Effects of a Reset

A device Reset forces the CMCON0 and CMCON1 registers to their Reset states. This forces the Comparator module to be in the Comparator Reset mode (CM<2:0> = 000). Thus, all comparator inputs are analog inputs with the comparator disabled to consume the smallest current possible.

REGISTER 7-1: CMCON0: COMPARATOR CONFIGURATION REGISTER (PIC12F635)

U-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	COUT	—	CINV	CIS	CM2	CM1	CM0
bit 7							bit 0
r							
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as	0'	
-n = Value at POF	२	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unknow	vn
hit 7	Unimplomentes	. Bood op 'o'					
bit 6	COUT: Compara	ator Output bit					
	<u>When $CINV = 0$</u>	<u>.</u>					
	1 = VIN + > VIN - 0 = VIN + < VIN - 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0						
	When CINV = 1:						
	1 = VIN + < VIN						
bit 5	0 = VIN + > VIN-	• Pood as 'o'					
bit 4		tor Output Invorsio	n hit				
DIL 4	1 = Output inver	ted	in Dit				
	0 = Output not in	nverted					
bit 3	CIS: Comparato	r Input Switch bit					
	$\frac{\text{When CM} < 2:0>}{1 = \text{CIN} + \text{conner}}$	<u>= 110 or 101:</u> cts to VIN-					
	0 = CIN- connec	ts to VIN-					
	When CM<2:0>	= 0xx or 100 or 1	<u>11:</u>				
	CIS has no effec	X.	(O				
DIT 2-0	000 = CIN pins :	are configured as	analog. COUT r) oin configured as I/	O. Comparator o	utput turned off	
	001 = CIN pins a	are configured as	analog, COUT p	oin configured as C	comparator outpu	t	
	010 = CIN pins a	are configured as	analog, COUT p	oin configured as I/	O, Comparator o	utput available inte	rnally
	Compara	ator output, CVREF	ialog, CIN+ pin	is configured as i/c	, COUT pin com	igured as	
	100 = CIN- pin is available	s configured as ar internally. CVREF	alog, CIN+ pin i is non-inverting	s configured as I/C	D, COUT pin is co	nfigured as I/O, Co	omparator output
	101 = CIN pins a	are configured as	analog and mult	iplexed, COUT pin	n is configured as		
	Compara 110 = CIN pins :	ator output, CVREF	analog and mult	j input tiplexed, COUT nin	n is configured as	I/O.	
	Compara	ator output availab	le internally, CV	REF is non-invertin	g input	1	
	111 = CIN pins a	are configured as	I/O, COUT pin is	s configured as I/O	, Comparator out	put disabled, Com	parator off.

9.1 EECON1 AND EECON2 Registers

EECON1 is the control register with four low-order bits physically implemented. The upper four bits are non-implemented and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit, clear it and rewrite the location. The data and address will be cleared. Therefore, the EEDAT and EEADR registers will need to be re-initialized.

Interrupt flag, EEIF bit of the PIR1 register, is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

Note: The EECON1, EEDAT and EEADR registers should not be modified during a data EEPROM write (WR bit = 1).

REGISTER 9-3: EECON1: EEPROM CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0
—	—	—	—	WRERR	WREN	WR	RD
bit 7							bit 0

Legend:			
S = Bit can only be set			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4	Unimplemented: Read as '0'
bit 3	WRERR: EEPROM Error Flag bit
	 1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset) 0 = The write operation completed
bit 2	WREN: EEPROM Write Enable bit
	1 = Allows write cycles0 = Inhibits write to the data EEPROM
bit 1	WR: Write Control bit
	 1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can only be set, not cleared, in software.) 0 = Write cycle to the data EEPROM is complete
bit 0	RD: Read Control bit
	 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set, not cleared, in software.)

0 = Does not initiate an EEPROM read

AGCSIG<7> (Config. Register 5)	Description	Input Sensitivity (Typical)
0	Disabled – the AFE passes signal of any amplitude level it is capable of detecting (demodulated data and carrier clock).	3.0 mVpp
1	 Enabled – No output until AGC Status = 1 (i.e., VPEAK ≈ 20 mVPP) (demodulated data and carrier clock). Provides the best signal to noise ratio. 	20 mVpp

TABLE 11-2: INPUT SENSITIVITY VS. MODULATED SIGNAL STRENGTH SETTING (AGCSIG <7>)

11.17 Input Channels (Enable/Disable)

Each channel can be individually enabled or disabled by programming bits in Configuration Register 0<3:1> (Register 11-1).

The purpose of having an option to disable a particular channel is to minimize current draw by powering down as much circuitry as possible, if the channel is not needed for operation. The exact circuits disabled when an input is disabled are amplifiers, detector, full-wave rectifier, data slicer, and modulation FET. However, the RF input limiter remains active to protect the silicon from excessive antenna input voltages.

11.18 AGC Amplifier

The circuit automatically amplifies input signal voltage levels to an acceptable level for the data slicer. Fast attack and slow release by nature, the AGC tracks the carrier signal level and not the modulated data bits.

The AGC inherently tracks the strongest of the three antenna input signals. The AGC requires an AGC stabilization time (TAGC).

The AGC will attempt to regulate a channel's peak signal voltage into the data slicer to a desired regulated AGC voltage – reducing the input path's gain as the signal level attempts to increase above regulated AGC voltage, and allowing full amplification on signal levels below the regulated AGC voltage.

The AGC has two modes of operation:

- 1. During the AGC settling time (TAGC), the AGC time constant is fast, allowing a reasonably short acquisition time of the continuous input signal.
- 2. After TAGC, the AGC switches to a slower time constant for data slicing.

Also, the AGC is frozen when the input signal envelope is low. The AGC tracks only high envelope levels.

11.19 AGC Preserve

The AGC preserve feature allows the AFE to preserve the AGC value during the AGC settling time (TAGC) and apply the value to the data slicing circuit for the following data streams instead of using a new tracking value. This feature is useful to demodulate the input signal correctly when the input has random amplitude variations at a given time period. This feature is enabled when the AFE receives an AGC Preserve On command and disabled if it receives an AGC Preserve Off command. Once the AGC Preserve On command is received, the AFE acquires a new AGC value during each AGC settling time and preserves the value until a Soft Reset or an AGC Preserve Off command is issued. Therefore, it does not need to issue another AGC Preserve On command. An AGC Preserve Off command is needed to disable the AGC preserve feature (see Section 11.32.2.5 "AGC Preserve On Command" Section 11.32.2.6 "AGC Preserve Off and Command" for AGC Preserve commands).



NOTES:

12.3 Power-on Reset

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See **Section 15.0** "Electrical Specifications" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOD (see Section 12.6 "Brown-out Reset (BOR)").

Note:	The POR circuit does not produce an
	internal Reset when VDD declines. To
	re-enable the POR, VDD must reach VSS
	for a minimum of 100 μs.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to the Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

12.4 Wake-up Reset (WUR)

The PIC12F635/PIC16F636/639 has a modified wake-up from Sleep mechanism. When waking from Sleep, the WUR function resets the device and releases Reset when VDD reaches an acceptable level.

If the WURE bit is enabled ('0') in the Configuration Word register, the device will Wake-up Reset from Sleep through one of the following events:

- 1. On any event that causes a wake-up event. The peripheral must be enabled to generate an interrupt or wake-up, GIE state is ignored.
- 2. When WURE is enabled, RA3 will always generate an interrupt-on-change signal during Sleep.

The \overline{WUR} , \overline{POR} and \overline{BOR} bits in the PCON register and the \overline{TO} and \overline{PD} bits in the STATUS register can be used to determine the cause of device Reset.

To allow WUR upon RA3 change:

- Enable the WUR function, WURE Configuration Bit = 0.
- 2. Enable RA3 as an input, MCLRE Configuration Bit = 0.
- 3. Read PORTA to establish the current state of RA3.
- 4. Execute **SLEEP** instruction.
- 5. When RA3 changes state, the device will wake-up and then reset. The WUR bit in PCON will be cleared to '0'.

12.4.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the 31 kHz LFINTOSC oscillator. For more information, see **Section 3.5 "Internal Clock Modes**". The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip due to:

- VDD variation
- Temperature variation
- Process variation

See DC parameters for details (Section 15.0 "Electrical Specifications").

Note: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin, rather than pulling this pin directly to Vss.

12.5 MCLR

PIC12F635/PIC16F636/639 has a noise filter in the MCLR Reset path. The filter will ignore small pulses.

It should be noted that a WDT Reset does not drive $\frac{MCLR}{MCLR}$ pin low. See Figure 12-2 for the recommended MCLR circuit.

An internal MCLR option is enabled by clearing the MCLRE bit in the Configuration Word register. When cleared, MCLR is internally tied to VDD and an internal weak pull-up is enabled for the MCLR pin. In-Circuit Serial Programming is not affected by selecting the internal MCLR option.

TABLE 12-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register		
Power-on Reset	000h	0001 1xxx	010x		
MCLR Reset during normal operation	000h	000u uuuu	0uuu		
MCLR Reset during Sleep	000h	0001 Ouuu	0uuu		
WDT Reset	000h	0000 uuuu	0uuu		
WDT Wake-up	PC + 1	սսս0 Օսսս	uuuu		
Brown-out Reset	000h	0001 luuu	0110		
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul 0uuu	uuuu		
Wake-up Reset	000h	0001 1xxx	010x		

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and the Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

12.11 Watchdog Timer (WDT)

The PIC12F635/PIC16F636/639 WDT is code and functionally compatible with other PIC16F WDT modules and adds a 16-bit prescaler to the WDT. This allows the user to have a scaler value for the WDT and TMR0 at the same time. In addition, the WDT time-out value can be extended to 268 seconds. WDT is cleared under certain conditions described in Table 12-7.

12.11.1 WDT OSCILLATOR

The WDT derives its time base from the 31 kHz LFINTOSC. The LTS bit does not reflect that the LFINTOSC is enabled.

The value of WDTCON is '---0 1000' on all Resets. This gives a nominal time base of 16 ms, which is compatible with the time base generated with previous PIC12F635/PIC16F636/639 microcontroller versions.



A new prescaler has been added to the path between the INTRC and the multiplexers used to select the path for the WDT. This prescaler is 16 bits and can be programmed to divide the INTRC by 32 to 65536, giving the WDT a nominal range of 1 ms to 268s.

12.11.2 WDT CONTROL

The WDTE bit is located in the Configuration Word register. When set, the WDT runs continuously.

When the WDTE bit in the Configuration Word register is set, the SWDTEN bit of the WDTCON register has no effect. If WDTE is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits of the OPTION register have the same function as in previous versions of the PIC16F family of microcontrollers. See **Section 5.0 "Timer0 Module"** for more information.

FIGURE 12-9: WATCHDOG TIMER BLOCK DIAGRAM



TABLE 12-7: WDT STATUS

Conditions	WDT		
WDTE = 0			
CLRWDT Command	Cleared		
Oscillator Fail Detected			
Exit Sleep + System Clock = T1OSC, EXTRC, HFINTOSC, EXTCLK			
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST		

15.6 DC Characteristics: PIC16F639-I (Industrial)

DC CHARACTERISTICS		Standard Operating Condition Operating temperature Supply Voltage			ns (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial 2.0V \leq VDD \leq 3.6V				
Param		Device Characteristics	Min	Turnt			Conditions		
No.	Sym	Device Characteristics	MIN	турт	wax	Units	Vdd	Note	
D010	IDD	Supply Current ^(1,2,3)		11	16	μΑ	2.0	Fosc = 32.768 kHz	
			—	18	28	μΑ	3.0		
D011				140	240	μA	2.0	Fosc = 1 MHz XT Oscillator mode	
Data			_	220	380	μΑ	3.0		
D012				260 420	360 650	μΑ	2.0	TOSC = 4 MHZ XT Oscillator mode	
D013				130	220	μΛ	2.0	Fosc – 1 MHz	
DOIS				215	360	μ <u>Α</u> μΑ	3.0	EC Oscillator mode	
D014			_	220	340	uА	2.0	Fosc = 4 MHz	
				375	550	μΑ	3.0	EC Oscillator mode	
D015			_	8	20	μA	2.0	Fosc = 31 kHz	
			_	16	40	μA	3.0	LFINTOSC mode	
D016			_	340	450	μΑ	2.0	Fosc = 4 MHz	
			_	500	700	μA	3.0	HFINTOSC mode	
D017			—	230	400	μA	2.0	Fosc = 4 MHz	
			—	400	680	μA	3.0	EXTRC mode	
D020	IPD	Power-down Base Current ⁽⁴⁾	—	0.15	1.2	μΑ	2.0	WDT, BOR, Comparators,	
			—	0.20	1.5	μA	3.0	VREF and T1OSC disabled (excludes AFE)	
D021	IWDT		_	1.2	2.2	μA	2.0	WDT Current ⁽¹⁾	
			_	2.0	4.0	μA	3.0		
D022A	IBOR		—	42	60	μΑ	3.0	BOR Current ⁽¹⁾	
D022B	ILVD			22	28	μΑ	2.0	PLVD Current	
			—	25	35	μΑ	3.0		
D023	ICMP			32	45	μΑ	2.0	Comparator Current ⁽¹⁾	
			—	60	78	μΑ	3.0		
D024A	IVREFHS		—	30	36	μΑ	2.0	CVREF Current ⁽¹⁾	
			—	45	55	μΑ	3.0	(nigh-range)	
D024B	IVREFLS			39	47	μA	2.0	CVREF Current ⁽¹⁾	
			—	59	72	μΑ	3.0	(low-lange)	
D025	IT10SC		—	4.5	7.0	μΑ	2.0	T1OSC Current ⁽¹⁾	
	-		—	5.0	8.0	μΑ	3.0		
D026	IACT	Active Current of AFE only (receiving signal) 1 LC Input Channel Signal 3 LC Input Channel Signals		10 13	— 18	μΑ μΑ	3.6 3.6	CS = VDD; Input = Continuous Wave (CW); Amplitude = 300 mVPP. All channels enabled.	
D027 D028	ISTDBY	Standby Current of AFE only (not receiving signal) 1 LC Input Channel Enabled 2 LC Input Channels Enabled 3 LC Input Channels Enabled Sleep Current of AFE only		3 4 5 0.2	5 6 7	μΑ μΑ μΑ	3.6 3.6 3.6 3.6	$\overline{CS} = VDD; \overline{ALERT} = VDD$ $\overline{CS} = VDD; \overline{ALERT} = VDD$	
				U=			0.0		

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 Note 1: The test conditions for all <u>IDD measurements</u> in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. MCU only, Analog Front-End not included.

The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. MCU only, Analog Front-End not included.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.



FIGURE 15-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING





TABLE 15-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym	Characteristic Min Typ† Max Units		Conditions				
30	TMCL	MCLR Pulse Width (low)	2 5			μs μs	VDD = 5V, -40°C to +85°C VDD = 5V	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	10 10	16 16	29 31	ms ms	VDD = 5V, -40°C to +85°C VDD = 5V	
32	Tost	Oscillation Start-up Timer Period ^(1, 2)	_	1024	_	Tosc	(NOTE 3)	
33*	TPWRT	Power-up Timer Period	40	65	140	ms		
34*	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	_	—	2.0	μs		
35	VBOR	Brown-out Reset Voltage	2.0	—	2.2	V	(NOTE 4)	
36*	VHYST	Brown-out Reset Hysteresis		50	_	mV		
37*	TBOR	Brown-out Reset Minimum Detection Period	100			μs	$VDD \leq VBOR$	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: By design.
- **3:** Period of the slower clock.
- 4: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

FIGURE 15-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



TABLE 15-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Operatir	ng Temperatur	re -40°C	\leq TA \leq +125°C	se stated)					
Param No.	Sym		Characteristic		Min	Тур†	Max	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width	No Prescaler	0.5 TCY + 20	—		ns	
		With Prescaler		10	—		ns		
41*	T⊤0L	T0CKI Low F	ulse Width	No Prescaler	0.5 TCY + 20	—		ns	
		With Prescaler		10	—		ns		
42*	Ττ0Ρ	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u> N	_		ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High Time	Synchronous, No Prescaler		0.5 TCY + 20	—	_	ns	
			Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	_	_	ns	
46*	TT1L	1L T1CKI Low Time	Synchronous,	No Prescaler	0.5 TCY + 20	—		ns	
			Synchronous, with Prescaler		15			ns	
			Asynchronous		30	—		ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	Ι	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	—	ns	
48	FT1	Timer1 Oscill (oscillator en	ator Input Frequency Range abled by setting bit T1OSCEN)		_	32.768		kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock E	dge to Timer	2 Tosc	-	7 Tosc	—	Timers in Sync mode
	*		la a na atanima al la .	4					

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.







NOTES: