# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LVD, POR, WDT
Number of I/O	11
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f639-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR/ WUR	Page
Bank	1										
80h	INDF		ng this loca /sical regis	xxxx xxxx	32,137						
81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	63,137
82h	PCL	Program	Counter's (	PC) Least	Significant	Byte				0000 0000	32,137
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	26,137
84h	FSR	Indirect D	ata Memor	y Address	Pointer					xxxx xxxx	32,137
85h	TRISIO	_		TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
86h	_	Unimplem	nented							_	_
87h	_	Unimplem	nented							_	_
88h	_	Unimplem	nented							_	_
89h	_	Unimplem	nented							—	—
8Ah	PCLATH	_	—	—	Write Buff	er for uppe	er 5 bits of	Program C	ounter	0 0000	32,137
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF <sup>(3)</sup>	0000 000x	28,137
8Ch	PIE1	EEIE	LVDIE	CRIE	—	C1IE	OSFIE	_	TMR1IE	000-00-0	29,137
8Dh	_	Unimplem	nented							—	—
8Eh	PCON	_	—	ULPWUE	SBOREN	WUR	—	POR	BOR	01 q-qq	31,137
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	36,137
90h	OSCTUNE	_		—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	40,137
91h		Unimplem	nented							—	_
92h		Unimplem	nented							—	_
93h		Unimplem	nented							—	—
94h	LVDCON	—	_	IRVST	LVDEN	—	LVDL2	LVDL1	LVDL0	00-000	00-000
95h	WPUDA <sup>(2)</sup>	—	_	WPUDA5	WPUDA4	—	WPUDA2	WPUDA1	WPUDA0	11 -111	11 -111
96h	IOCA	_	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
97h	WDA <sup>(2)</sup>	_		WDA5	WDA4	—	WDA2	WDA1	WDA0	11 -111	11 -111
9Bh	_	Unimplem	nented							—	—
99h	VRCON	VREN		VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
9Ch	EECON1	_	—	_	—	WRERR	WREN	WR	RD	x000	q000
9Dh	EECON2	EEPROM	Control Re	egister 2 (n	ot a physic	al register	)				
9Eh	_	Unimplem	nented							—	—
9Fh	—	Unimplem	nented							—	—

#### TABLE 2-2: PIC12F635 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

**Legend:** – = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: GP3 pull-up is enabled when pin is configured as MCLR in the Configuration Word register.

3: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset, but will set again if the mismatch exists.

#### 2.2.2.4 PIE1 Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

#### REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
EEIE	LVDIE	CRIE	C2IE <sup>(1)</sup>	C1IE	OSFIE	—	TMR1IE
bit 7							bit 0

Legend:				
R = Readable b	it	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at PC	OR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
	1 = Enables tl	e Complete Interrupt En ne EE write complete int	errupt	
	LVDIE: Low-V 1 = Enables tl	he EE write complete in 'oltage Detect Interrupt E ne LVD interrupt he LVD interrupt	•	
bit 5	CRIE: Cryptog 1 = Enables th	graphic Interrupt Enable ne cryptographic interrup he cryptographic interru	ot	
	<b>C2IE</b> : Compa 1 = Enables tl	rator 2 Interrupt Enable I ne Comparator 2 interru he Comparator 2 interru	bit(1) ot	
	1 = Enables tl	rator 1 Interrupt Enable   he Comparator 1 interru he Comparator 1 interru	ot	
	1 = Enables tl	ator Fail Interrupt Enable ne oscillator fail interrupt he oscillator fail interrup	:	
bit 1	Unimplemen	ted: Read as '0'		
	1 = Enables tl	er1 Overflow Interrupt En ne Timer1 overflow inter he Timer1 overflow inter	rupt	

Note 1: PIC16F636/639 only.

#### REGISTER 4-3: WDA: WEAK PULL-UP/PULL-DOWN DIRECTION REGISTER

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1		
—	—	WDA5	WDA4	—	WDA2	WDA1	WDA0		
bit 7									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	ʻ0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	WDA<5:4>: Pull-up/Pull-down Selection bits 1 = Pull-up selected 0 = Pull-down selected
bit 3	Unimplemented: Read as '0'
bit 2-0	WDA<2:0>: Pull-up/Pull-down Selection bits 1 = Pull-up selected 0 = Pull-down selected

- **Note 1:** The weak pull-up/pull-down device is enabled only when the global RAPU bit is enabled, the pin is in Input mode (TRIS = 1), the individual WDA bit is enabled (WDA = 1) and the pin is not configured as an analog input or clock function.
  - 2: RA3 pull-up is enabled when the pin is configured as MCLR in the Configuration Word register and the device is not in Programming mode.

#### REGISTER 4-4: WPUDA: WEAK PULL-UP/PULL-DOWN ENABLE REGISTER

U-0	U-0			R/W-1 U-0		R/W-1 R/W-1			
—	– – WPUDA5 <sup>(3)</sup> WI		WPUDA4 <sup>(3)</sup>		WPUDA2	WPUDA1	WPUDA0		
bit 7									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 7-6	Unimplemented: Read as '0'
bit 5-4	WPUDA<5:4>: Pull-up/Pull-down Direction Selection bits <sup>(3)</sup> 1 = Pull-up/pull-down enabled 0 = Pull-up/pull-down disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	WPUDA<2:0>: Pull-up/Pull-down Direction Selection bits 1 = Pull-up/pull-down enabled 0 = Pull-up/pull-down disabled

- Note 1: The weak pull-up/pull-down direction device is enabled only when the global RAPU bit is enabled, the pin is in Input mode (TRIS = 1), the individual WPUDA bit is enabled (WPUDA = 1) and the pin is not configured as an analog input or clock function.
  - 2: RA3 pull-up is enabled when the pin is configured as MCLR in the Configuration Word register and the device is not in Programming mode.
  - 3: WPUDA5 bit can be written if INTOSC is enabled and T1OSC is disabled; otherwise, the bit can not be written and reads as '1'. WPUDA4 bit can be written if not configured as OSC2; otherwise, the bit can not be written and reads as '1'

### 4.2.4.5 RA4/T1G/OSC2/CLKOUT

Figure 4-5 shows the diagram for this pin. The RA4 pin is configurable to function as one of the following:

- a general purpose I/O
- a Timer1 gate input
- a crystal/resonator connection
- a clock output




### 4.2.4.6 RA5/T1CKI/OSC1/CLKIN

Figure 4-6 shows the diagram for this pin. The RA5 pin is configurable to function as one of the following:

**BLOCK DIAGRAM OF RA5** 

- a general purpose I/O
- a Timer1 clock input
- a crystal/resonator connection
- · a clock input


FIGURE 4-6:



# TABLE 7-2:SUMMARY OF REGISTERS ASSOCIATED WITH THE COMPARATOR AND VOLTAGE<br/>REFERENCE MODULES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CMCON0	—	COUT	_	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
CMCON1	_	—	_	_	—	_	T1GSS	CMSYNC	10	10
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	x000 000x	x000 000x
PIE1	EEIE	LVDIE	CRIE		C1IE	OSFIE		TMR1IE	000- 00-0	000- 00-0
PIR1	EEIF	LVDIF	CRIF	_	C1IF	OSFIF	_	TMR1IF	000- 00-0	000- 00-0
PORTA	_	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
PORTC	_	—	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	uu uuuu
TRISA	_	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
TRISC	_	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000

**Legend:** x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for comparator.



#### FIGURE 11-1: FUNCTIONAL BLOCK DIAGRAM – ANALOG FRONT-END

# 11.26 Factory Calibration

Microchip calibrates the AFE to reduce the device-to-device variation in standby current, internal timing and sensitivity, as well as channel-to-channel sensitivity variation.

# 11.27 De-Q'ing of Antenna Circuit

When the transponder is close to the base station, the transponder coil may develop coil voltage higher than VDE\_Q. This condition is called "near field". The AFE detects the strong near field signal through the AGC control, and de-Q'ing the antenna circuit to reduce the input signal amplitude.


#### 11.28 Battery Back-up and Batteryless Operation

The device supports both battery back-up and batteryless operation by the addition of external components, allowing the device to be partially or completely powered from the field.


Figure 11-8 shows an example of the external circuit for the battery back-up.


Note: Voltage on LCCOM combined with coil input voltage must not exceed the maximum LC input voltage.





**Case I. When Output Enable Filter is disabled:** Demodulated output is available immediately after the AGC stabilization time (TAGC). Figure 11-10 shows an example of demodulated output when the Output Enable Filter is disabled.





**Case II. When Output Enable Filter is enabled**: Demodulated output is available only if the incoming signal meets the enable filter timing criteria that is defined in the Configuration Register 0 (Register 11-1). If the criteria is met, the output is available after the low timing (TOEL) of the Enable Filter. Figure 11-11 and Figure 11-12 shows examples of demodulated output when the Output Enable Filter is enabled.

#### 11.31.3.1 ANALOG-TO-DIGITAL DATA CONVERSION OF RSSI SIGNAL

The AFE's RSSI output is an analog current. It needs an external Analog-to-Digital (ADC) data conversion device for digitized output. The ADC data conversion can be accomplished by using a stand-alone external ADC device or by firmware utilizing MCU's internal comparator along with a few external resistors and a capacitor. For slope ADC implementations, the external capacitor at the LFDATA pad needs to be discharged before data sampling. For this purpose, the internal pull-down MOSFET on the LFDATA pad can be utilized. The MOSFET can be turned on or off with bit RSSIFET<8> of the Configuration Register 2 (Register 11-3). When it is turned on, the internal MOSFET provides a discharge path for the external capacitor. This MOSFET option is valid only if RSSI output is selected and not controllable by users for demodulated or carrier clock output options.

See separate application notes for various external ADC implementation methods for this device.

# 11.32 AFE Configuration

#### 11.32.1 SPI COMMUNICATION

The AFE SPI interface communication is used to read or write the AFE's Configuration registers and to send command only messages. For the SPI interface, the device has three pads; CS, SCLK/ALERT, and LFDATA/RSSI/CCLK/SDIO. Figure 11-15, Figure 11-14, Figure 11-16 and Figure 11-17 shows examples of the SPI communication sequences.

When the device powers up, these pins will be high-impedance inputs until firmware modifies them appropriately. The AFE pins connected to the MCU pins will be as follows.

#### CS

• Pin is permanently an input with an internal pull-up.


#### SCLK/ALERT

 Pin is an open collector output when CS is high. An internal pull-up resistor exists internal to the AFE to ensure no spurious SPI communication between powering and the MCU configuring its pins. This pin becomes the SPI clock input when CS is low.

#### LFDATA/RSSI/CCLK/SDIO

 Pin is a digital output (LFDATA) so long as CS is high. During SPI communication, the pin is the SPI data input (SDI) unless performing a register Read, where it will be the SPI data output (SDO).

### FIGURE 11-16: POWER-UP SEQUENCE



# REGISTER 11-2: CONFIGURATION REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DATOUT1	DATOUT0	LCXTUN5	LCXTUN4	LCXTUN3	LCXTUN2	LCXTUN1	LCXTUN0	R1PAR
bit 8								bit 0
Legend:								
R = Readab	le bit	W = Writable	e bit	U = Unimple	mented bit, r	ead as '0'		
-n = Value a	t POR	'1' = Bit is se	et	'0' = Bit is cl	eared	x = Bit is unl	known	
	01 = Carrier 10 = RSSI o 11 = RSSI o	output						
bit 6-1		: <b>0&gt;:</b> LCX Tun 0 pF (Default) : 63 pF	0 1	nce bit				
bit 0	R1PAR: Reg bits	gister Parity B	it – set/clear	ed so the 9-bi	t register con	tains odd pari	ity – an odd nι	umber of set

### **REGISTER 11-3: CONFIGURATION REGISTER 2**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSSIFET	CLKDIV	LCYTUN5	LCYTUN4	LCYTUN3	LCYTUN2	LCYTUN1	LCYTUN0	R2PAR
bit 8								bit 0

Legend:					
R = Read	able bit	W = Writable bit	U = Unimplemented b	it, read as '0'	
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 8	1 = Pull-	Pull-down MOSFET on down RSSI MOSFET on down RSSI MOSFET off	LFDATA pad bit (controllab	le by user in the RSSI mode only)	
bit 7	<ul> <li>CLKDIV: Carrier Clock Divide-by bit</li> <li>1 = Carrier Clock/4</li> <li>0 = Carrier Clock/1</li> </ul>				
bit 6-1		<5:0>: LCY Tuning Capa = +0 pF (Default) : = +63 pF	citance bit		
bit 0		l.	eared so the 9-bit register	contains odd parity – an odd numbe	er of set

#### REGISTER 11-8: AFE STATUS REGISTER 7

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
CHZACT	CHYACT	CHXACT	AGCACT	WAKEZ	WAKEY	WAKEX	ALARM	PEI
bit 8								bit (
Legend:								
R = Readable	bit	W = Writable b	ait	II = Unimplem	ented bit, read	as 'O'		
-n = Value at I		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own	
							-	
bit 8	1 = Channel	Z is passing dat	bit (cleared via a after TAGC data after TAGC	,				
bit 7	<b>CHYACT</b> : Char 1 = Channel	nnel Y Active <sup>(1)</sup> Y is passing da	bit (cleared via	Soft Reset)				
bit 6	1 = Channel	X is passing da	bit (cleared via ta after TAGC data after TAGC	,				
bit 5	1 = AGC is a		0,		,	vel is approxima	ately > 20 mVPP i	ange.
bit 4	1 = Channel	Z caused a AFE	Indicator Status E wake-up (pass a AFE wake-up	ed ÷64 clock co	,			
bit 3	1 = Channel	Y caused a AFE	Indicator Status E wake-up (pass a AFE wake-up	ed ÷64 clock co	,			
bit 2	1 = Channel	X caused a AFE	Indicator Status E wake-up (pass a AFE wake-up	ed ÷64 clock co	,			
bit 1	1 = The Alarr Configura		t has occurred. I				egister command nding on the state	
bit 0		or Indicator bit -	- indicates whet			ty error has occ	urred (real time)	

See Table 11-7 for the bit conditions of the AFE Status Register after various SPI commands and the AFE Power-on Reset.

# TABLE 11-7:AFE STATUS REGISTER BIT CONDITION (AFTER POWER-ON RESET AND<br/>VARIOUS SPI COMMANDS)

Condition	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Condition	CHZACT	СНҮАСТ	СНХАСТ	AGCACT	WAKEZ	WAKEY	WAKEX	ALARM	PEI
POR	0	0	0	0	0	0	0	0	1
Read Command (STATUS Register only)	u	u	u	u	u	u	u	0	u
Sleep Command	u	u	u	u	u	u	u	u	u
Soft Reset Executed <sup>(1)</sup>	0	0	0	0	0	0	0	u	u

Legend: u = unchanged

Note 1: See Section 11.20 "Soft Reset" and Section 11.32.2.4 "Soft Reset Command" for the condition of Soft Reset execution.

# 12.3 Power-on Reset

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See **Section 15.0** "Electrical Specifications" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOD (see Section 12.6 "Brown-out Reset (BOR)").

Note:	The POR circuit does not produce an internal Reset when VDD declines. To
	re-enable the POR, VDD must reach Vss for a minimum of 100 $\mu$ s.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to the Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

### 12.4 Wake-up Reset (WUR)

The PIC12F635/PIC16F636/639 has a modified wake-up from Sleep mechanism. When waking from Sleep, the WUR function resets the device and releases Reset when VDD reaches an acceptable level.

If the WURE bit is enabled ('0') in the Configuration Word register, the device will Wake-up Reset from Sleep through one of the following events:

- 1. On any event that causes a wake-up event. The peripheral must be enabled to generate an interrupt or wake-up, GIE state is ignored.
- 2. When WURE is enabled, RA3 will always generate an interrupt-on-change signal during Sleep.

The  $\overline{WUR}$ ,  $\overline{POR}$  and  $\overline{BOR}$  bits in the PCON register and the  $\overline{TO}$  and  $\overline{PD}$  bits in the STATUS register can be used to determine the cause of device Reset.

To allow WUR upon RA3 change:

- Enable the WUR function, WURE Configuration Bit = 0.
- 2. Enable RA3 as an input, MCLRE Configuration Bit = 0.
- 3. Read PORTA to establish the current state of RA3.
- 4. Execute **SLEEP** instruction.
- 5. When RA3 changes state, the device will wake-up and then reset. The WUR bit in PCON will be cleared to '0'.

### 12.4.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the 31 kHz LFINTOSC oscillator. For more information, see **Section 3.5 "Internal Clock Modes**". The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip due to:

- VDD variation
- Temperature variation
- Process variation

See DC parameters for details (Section 15.0 "Electrical Specifications").

Note: Voltage spikes below Vss at the  $\overline{\text{MCLR}}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100  $\Omega$  should be used when applying a "low" level to the  $\overline{\text{MCLR}}$  pin, rather than pulling this pin directly to Vss.

# 12.5 MCLR

PIC12F635/PIC16F636/639 has a noise filter in the MCLR Reset path. The filter will ignore small pulses.

It should be noted that a WDT Reset does not drive  $\frac{MCLR}{MCLR}$  pin low. See Figure 12-2 for the recommended MCLR circuit.

An internal MCLR option is enabled by clearing the MCLRE bit in the Configuration Word register. When cleared, MCLR is internally tied to VDD and an internal weak pull-up is enabled for the MCLR pin. In-Circuit Serial Programming is not affected by selecting the internal MCLR option.

### 12.9 Interrupts

The PIC12F635/PIC16F636/639 has multiple interrupt sources:

- External Interrupt RA2/INT
- Timer0 Overflow Interrupt
- PORTA Change Interrupts
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt

The Interrupt Control register (INTCON) and Peripheral Interrupt Request Register 1 (PIR1) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A Global Interrupt Enable bit GIE of the INTCON register enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register and PIE1 register. GIE is cleared on Reset.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT Pin Interrupt
- PORTA Change Interrupt
- TMR0 Overflow Interrupt

The peripheral interrupt flags are contained in the special register, PIR1. The corresponding interrupt enable bit is contained in special register, PIE1.

The following interrupt flags are contained in the PIR1 register:

- EEPROM Data Write Interrupt
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- Fail-Safe Clock Monitor Interrupt

When an interrupt is serviced:

- The GIE is cleared to disable any further interrupt.
- The return address is pushed onto the stack.
- The PC is loaded with 0004h.

For external interrupt events, such as the INT pin or PORTA change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 12-8). The latency is the same for one or two-cycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
  - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, comparators or data EEPROM modules, refer to the respective peripheral section.

#### 12.9.1 RA2/INT INTERRUPT

External interrupt on RA2/INT pin is edge-triggered; either rising if the INTEDG bit of the OPTION register is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RA2/INT pin, the INTF bit of the INTCON register is set. This interrupt can be disabled by clearing the INTE control bit of the INTCON register. The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The RA2/INT interrupt can wake-up the processor from Sleep if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up (0004h). See **Section 12.12 "Power-Down Mode (Sleep)"** for details on Sleep and Figure 12-10 for timing of wake-up from Sleep through RA2/INT interrupt.

**Note:** The CMCON0 (19h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

# 14.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK<sup>™</sup> Object Linker/
  - MPLIB<sup>™</sup> Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD 2
- Device Programmers
  - PICSTART<sup>®</sup> Plus Development Programmer
  - MPLAB PM3 Device Programmer
  - PICkit<sup>™</sup> 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

# 14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- · A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param	Curre	Device Characteristics	Min					Conditions	
No.	Sym	Device Characteristics	Min	турт	wax	Units	Vdd	Note	
D010	IDD	Supply Current <sup>(1,2)</sup>	_	11	16	μΑ	2.0	Fosc = 32.768 kHz	
				18	28	μΑ	3.0	LP Oscillator mode	
			_	35	54	μΑ	5.0		
D011			_	140	240	μΑ	2.0	Fosc = 1 MHz	
				220	380	μA	3.0	XT Oscillator mode	
				380	550	μA	5.0		
D012				260	360	μA	2.0	Fosc = 4 MHz	
				420	650	μΑ	3.0	XT Oscillator mode	
				0.8	1.1	mA	5.0		
D013				130	220	μA	2.0	Fosc = 1 MHz	
				215	360	μA	3.0	EC Oscillator mode	
				360	520	μA	5.0		
D014				220	340	μA	2.0	Fosc = 4 MHz	
				375	550	μA	3.0	EC Oscillator mode	
				0.65	1.0	mA	5.0		
D015				8	20	μA	2.0	Fosc = 31 kHz	
				16	40	μA	3.0	LFINTOSC mode	
				31	65	μA	5.0		
D016				340	450	μA	2.0	Fosc = 4 MHz	
				500	700	μA	3.0	HFINTOSC mode	
				0.8	1.2	mA	5.0		
D017				410	650	μΑ	2.0	Fosc = 8 MHz	
				700	950	μΑ	3.0	HFINTOSC mode	
				1.30	1.65	mA	5.0	1	
D018			—	230	400	μΑ	2.0	Fosc = 4 MHz	
				400	680	μA	3.0	EXTRC mode	
				0.63	1.1	mA	5.0	1	
D019				2.6	3.25	mA	4.5	Fosc = 20 MHz	
			_	2.6	3.25	mA	5.0	HS Oscillator mode	

# 15.2 DC Characteristics: PIC12F635/PIC16F636-I (Industrial)

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. MCU only, Analog Front-End not included.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. MCU only, Analog Front-End not included.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

DC CHA	ARACTERI	STICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +85^{\circ}C$ for industrial							
Param	Curren .	Device Characteristics	Min	Trunt	Max	L In ite	Conditions			
No.	Sym	Device Characteristics	Min	Тур†	Мах	Units	Vdd	Note		
D020	IPD	Power-down Base	—	0.15	1.2	μΑ	2.0	WDT, BOR,		
		Current <sup>(4)</sup>	—	0.20	1.5	μA	3.0	Comparators, VREF		
			—	0.35	1.8	μΑ	5.0	and T1OSC disabled		
D021			—	1.0	2.2	μA	2.0	WDT Current <sup>(1)</sup>		
			—	2.0	4.0	μA	3.0			
			—	3.0	7.0	μA	5.0			
D022A				58	60	μA	3.0	BOR Current <sup>(1)</sup>		
			—	109	122	μA	5.0			
D022B			—	22	28	μA	2.0	PLVD Current		
			—	25	35	μA	3.0			
			_	33	45	μΑ	5.0			
D023				32	45	μΑ	2.0	Comparator Current <sup>(3)</sup>		
			—	60	78	μΑ	3.0			
			_	120	160	μΑ	5.0			
D024A				30	36	μΑ	2.0	CVREF Current <sup>(1)</sup>		
			_	45	55	μA	3.0	(high-range)		
			—	75	95	μΑ	5.0			
D024B			—	39	47	μΑ	2.0	CVREF Current <sup>(1)</sup>		
			_	59	72	μΑ	3.0	(low-range)		
			—	98	124	μA	5.0			
D025			_	4.5	7.0	μΑ	2.0	T1OSC Current <sup>(3)</sup>		
			_	5.0	8.0	μA	3.0			
			—	6.0	12	μA	5.0			

### 15.2 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) (Continued)

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. MCU only, Analog Front-End not included.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. MCU only, Analog Front-End not included.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

### TABLE 15-2: OSCILLATOR PARAMETERS

	<b>l Operatin</b> g Tempera	<b>g Conditions (unless othe</b> ture $-40^{\circ}C \le TA \le +125^{\circ}$		4)				
Param No.	Sym	Characteristic	Freq Tolerance	Min	Тур†	Max	Units	Conditions
OS06	TWARM	Internal Oscillator Switch when running <sup>(3)</sup>	—		—	2	Tosc	Slowest clock
OS07	Tsc	Fail-Safe Sample Clock Period <sup>(1)</sup>	—	_	21	—	ms	LFINTOSC/64
OS08	HFosc	Internal Calibrated	±1%	7.92	8.0	8.08	MHz	VDD = 3.5V, 25°C
		HFINTOSC Frequency <sup>(2)</sup>	±2%	7.84	8.0	8.16	MHz	$2.5V \le VDD \le 5.5V$ , $0^{\circ}C \le TA \le +85^{\circ}C$
			±5%	7.60	8.0	8.40	MHz	$2.0V \le VDD \le 5.5V$ , -40°C $\le$ TA $\le$ +85°C (Ind.), -40°C $\le$ TA $\le$ +125°C (Ext.)
OS09*	LFosc	Internal Uncalibrated LFINTOSC Frequency	—	15	31	45	kHz	
OS10*	TIOSCST	HFINTOSC Oscillator	_	5.5	12	24	μs	VDD = 2.0V, -40°C to +85°C
		Wake-up from Sleep	—	3.5	7	14	μs	VDD = 3.0V, -40°C to +85°C
		Start-up Time	—	3	6	11	μs	$VDD = 5.0V, -40^{\circ}C \text{ to } +85^{\circ}C$


.... . . . . .

> \* These parameters are characterized but not tested.


† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


- Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.

3: By design.









# **17.0 PACKAGING INFORMATION**

# 17.1 Package Marking Information


#### 8-Lead PDIP




8-Lead SOIC

|--|


8-Lead DFN (4x4x0.9 mm)




8-Lead DFN-S (6x5 mm)







Example



Example



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information.

\* Standard PIC device marking consists of Microchip part number, year code, week code and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

INTOSC
INTOSCIO
LFINTOSC
Clock Switching
CMCON0 Register
CMCON1 Register
Code Examples
Assigning Prescaler to Timer0
Assigning Prescaler to WDT
Data EEPROM Read
Data EEPROM Write
Indirect Addressing
Initializing PORTA47
Initializing PORTC57
Saving Status and W Registers in RAM142
Ultra Low-Power Wake-up Initialization51
Write Verify93
Code Protection146
Comparator71
Associated registers85
C2OUT as T1 Gate81
Configurations74
I/O Operating Modes74
Interrupts77
Operation
Operation During Sleep79
Response Time
Synchronizing CxOUT w/Timer181
Comparator Voltage Reference (CVREF)
Response Time
Specifications
Comparator Voltage Reference (CVREF)
Effects of a Reset
Specifications
Comparators
C2OUT as T1 Gate
Effects of a Reset
Specifications
CONFIG Register
Configuration Bits
CPU Features
Customer Change Notification Service
Customer Notification Service
Customer Support

# D

Data EEPROM Memory
Associated Registers94
Code Protection
Protection Against Spurious Write
Using
Data Memory17
DC and AC Characteristics
Graphs and Tables191
DC Characteristics
Extended (PIC12F635/PIC16F636)169
Industrial (PIC12F635/PIC16F636)167
Industrial (PIC16F639)174
Industrial/Extended (PIC12F635/PIC16F636) 166, 171
Industrial/Extended (PIC16F639) 173, 175
Development Support159
Device Overview
E

EEADR Register	
EECON1 (EEPROM Control 1) Register	

EECON1 Register EECON2 (EEPROM Control 2) Register	
EEDAT Register	
EEPROM Data Memory	
Reading	93
Write Verify	93
Writing	
Electrical Specifications	163
Errata	

# F

Fail-Safe Clock Monitor	45
Fail-Safe Condition Clearing	
Fail-Safe Detection	
Fail-Safe Operation	45
Reset or Wake-up from Sleep	45
Firmware Instructions	149
Fuses. See Configuration Bits	

#### G

General Purpose Register (GPR)	File 18
--------------------------------	---------

#### I

ID Locations	146
In-Circuit Debugger	147
In-Circuit Serial Programming (ICSP)	
Indirect Addressing, INDF and FSR Registers	32
Instruction Format	
Instruction Set	149
ADDLW	
ADDWF	151
ANDLW	
ANDWF	-
BCF	
BSF	
BTFSC	151
BTFSS	
CALL	
CLRF	
CLRW	152
CLRWDT	152
COMF	152
DECF	152
DECFSZ	153
GOTO	
INCF	153
INCFSZ	153
IORLW	153
IORWF	153
MOVF	154
MOVLW	154
MOVWF	154
NOP	154
RETFIE	155
RETLW	155
RETURN	155
RLF	156
RRF	156
SLEEP	156
SUBLW	156
SUBWF	157
SWAPF	157
XORLW	
XORWF	-
Summary Table	150
INTCON Register	