



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

Details

| | |
|-------------------------|---|
| Product Status | Obsolete |
| Architecture | MCU, FPGA |
| Core Processor | Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ |
| Flash Size | - |
| RAM Size | 64KB |
| Peripherals | DMA, POR, WDT |
| Connectivity | EBI/EMI, Ethernet, I ² C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed | 1.05GHz |
| Primary Attributes | FPGA - 350K Logic Elements |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1152-BBGA, FCBGA |
| Supplier Device Package | 1152-FBGA, FC (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5astfd3g3f35i3n |

| Feature | Description |
|--|--|
| FPGA General-purpose I/Os (GPIOs) | <ul style="list-style-type: none"> 1.6 Gbps LVDS receiver and transmitter 800 MHz/1.6 Gbps external memory interface On-chip termination (OCT) 3.3 V support ⁽²⁾ |
| External Memory Interface | <p>Memory interfaces with low latency:</p> <ul style="list-style-type: none"> Hard memory controller-up to 1.066 Gbps Soft memory controller-up to 1.6 Gbps |
| Low-power high-speed serial interface | <ul style="list-style-type: none"> 600 Mbps to 12.5 Gbps integrated transceiver speed Less than 105 mW per channel at 6 Gbps, less than 165 mW per channel at 10 Gbps, and less than 170 mW per channel at 12.5 Gbps Transmit pre-emphasis and receiver equalization Dynamic partial reconfiguration of individual channels Physical medium attachment (PMA) with soft PCS that supports 9.8304 Gbps CPRI (Arria V GT and ST only) PMA with hard PCS that supports up to 9.8 Gbps CPRI (Arria V GZ only) Hard PCS that supports 10GBASE-R and 10GBASE-KR (Arria V GZ only) |
| HPS (Arria V SX and ST devices only) | <ul style="list-style-type: none"> Dual-core ARM Cortex-A9 MPCore processor—up to 1.05 GHz maximum frequency with support for symmetric and asymmetric multiprocessing Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, serial peripheral interface (SPI), I2C interface, and up to 85 HPS GPIO interfaces System peripherals—general-purpose timers, watchdog timers, direct memory access (DMA) controller, FPGA configuration manager, and clock and reset managers On-chip RAM and boot ROM HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller ARM CoreSight™ JTAG debug access port, trace port, and on-chip trace storage |

⁽²⁾ Arria V GZ devices support 3.3 V with a 3.0 V V_{CCIO}.

| Feature | Description |
|---------------|--|
| Configuration | <ul style="list-style-type: none">• Tamper protection-comprehensive design protection to protect your valuable IP investments• Enhanced advanced encryption standard (AES) design security features• CvP• Partial and dynamic reconfiguration of the FPGA• Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8, x16, and x32 (Arria V GZ) configuration options• Remote system upgrade |

Arria V Device Variants and Packages

Table 3: Device Variants for the Arria V Device Family

| Variant | Description |
|------------|--|
| Arria V GX | FPGA with integrated 6.5536 Gbps transceivers that provides bandwidth, cost, and power levels that are optimized for high-volume data and signal-processing applications |
| Arria V GT | FPGA with integrated 10.3125 Gbps transceivers that provides enhanced high-speed serial I/O bandwidth for cost-sensitive data and signal processing applications |
| Arria V GZ | FPGA with integrated 12.5 Gbps transceivers that provides enhanced high-speed serial I/O bandwidth for high-performance and cost-sensitive data and signal processing applications |
| Arria V SX | SoC with integrated ARM-based HPS and 6.5536 Gbps transceivers |
| Arria V ST | SoC with integrated ARM-based HPS and 10.3125 Gbps transceivers |

Arria V GX

This section provides the available options, maximum resource counts, and package plan for the Arria V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.


Related Information

[Altera Product Selector](#)

Provides the latest information about Altera products.

Available Options

Figure 1: Sample Ordering Code and Available Options for Arria V GX Devices



Maximum Resources

Table 4: Maximum Resource Counts for Arria V GX Devices

| Resource | | Member Code | | | | | | | |
|------------------------------|------|-------------|---------|---------|---------|---------|---------|---------|---------|
| | | A1 | A3 | A5 | A7 | B1 | B3 | B5 | B7 |
| Logic Elements (LE) (K) | | 75 | 156 | 190 | 242 | 300 | 362 | 420 | 504 |
| ALM | | 28,302 | 58,900 | 71,698 | 91,680 | 113,208 | 136,880 | 158,491 | 190,240 |
| Register | | 113,208 | 235,600 | 286,792 | 366,720 | 452,832 | 547,520 | 633,964 | 760,960 |
| Mem ory (Kb) | M10K | 8,000 | 10,510 | 11,800 | 13,660 | 15,100 | 17,260 | 20,540 | 24,140 |
| | MLAB | 463 | 961 | 1,173 | 1,448 | 1,852 | 2,098 | 2,532 | 2,906 |
| Variable-precision DSP Block | | 240 | 396 | 600 | 800 | 920 | 1,045 | 1,092 | 1,156 |
| 18 x 18 Multiplier | | 480 | 792 | 1,200 | 1,600 | 1,840 | 2,090 | 2,184 | 2,312 |
| PLL | | 10 | 10 | 12 | 12 | 12 | 12 | 16 | 16 |

and eighteen 10-Gbps, twelve 6-Gbps and sixteen 10-Gbps, fifteen 6-Gbps and fourteen 10-Gbps, or up to thirty-six 6-Gbps with no 10-Gbps channels.

Arria V GZ

This section provides the available options, maximum resource counts, and package plan for the Arria V GZ devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.


Related Information

Altera Product Selector

Provides the latest information about Altera products.

Available Options

Figure 3: Sample Ordering Code and Available Options for Arria V GZ Devices



Maximum Resources

Table 8: Maximum Resource Counts for Arria V GZ Devices

| Resource | Member Code | | | |
|-------------------------|-------------|---------|---------|---------|
| | E1 | E3 | E5 | E7 |
| Logic Elements (LE) (K) | 220 | 360 | 400 | 450 |
| ALM | 83,020 | 135,840 | 150,960 | 169,800 |
| Register | 332,080 | 543,360 | 603,840 | 679,200 |

| Resource | | Member Code | | | |
|------------------------------|-------------|-------------|--------|--------|--------|
| | | E1 | E3 | E5 | E7 |
| Memory (Kb) | M20K | 11,700 | 19,140 | 28,800 | 34,000 |
| | MLAB | 2,594 | 4,245 | 4,718 | 5,306 |
| Variable-precision DSP Block | | 800 | 1,044 | 1,092 | 1,139 |
| 18 x 18 Multiplier | | 1,600 | 2,088 | 2,184 | 2,278 |
| PLL | | 20 | 20 | 24 | 24 |
| 12.5 Gbps Transceiver | | 24 | 24 | 36 | 36 |
| GPIO ⁽⁷⁾ | | 414 | 414 | 674 | 674 |
| LVDS | Transmitter | 99 | 99 | 166 | 166 |
| | Receiver | 108 | 108 | 168 | 168 |
| PCIe Hard IP Block | | 1 | 1 | 1 | 1 |

Related Information

[High-Speed Differential I/O Interfaces and DPA in Arria V Devices chapter, Arria V Device Handbook](#)

Provides the number of LVDS channels in each device package.

Package Plan**Table 9: Package Plan for Arria V GZ Devices**

| Member Code | H780 (33 mm) | | F1152 (35 mm) | | F1517 (40 mm) | |
|-------------|-----------------|------|------------------|------|------------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| E1 | 342 | 12 | 414 | 24 | — | — |
| E3 | 342 | 12 | 414 | 24 | — | — |
| E5 | — | — | 534 | 24 | 674 | 36 |
| E7 | — | — | 534 | 24 | 674 | 36 |

Arria V SX

This section provides the available options, maximum resource counts, and package plan for the Arria V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.


⁽⁷⁾ The number of GPIOs does not include transceiver I/Os. In the Quartus Prime software, the number of user I/Os includes transceiver I/Os.

Related Information**Altera Product Selector**

Provides the latest information about Altera products.

Available Options**Figure 4: Sample Ordering Code and Available Options for Arria V SX Devices**

The –3 FPGA fabric speed grade is available only for industrial temperature devices.

**Maximum Resources****Table 10: Maximum Resource Counts for Arria V SX Devices**

| Resource | | Member Code | |
|------------------------------|------|-------------|---------|
| | | B3 | B5 |
| Logic Elements (LE) (K) | | 350 | 462 |
| ALM | | 132,075 | 174,340 |
| Register | | 528,300 | 697,360 |
| Memory (Kb) | M10K | 17,290 | 22,820 |
| | MLAB | 2,014 | 2,658 |
| Variable-precision DSP Block | | 809 | 1,090 |
| 18 x 18 Multiplier | | 1,618 | 2,180 |

| Resource | | Member Code | |
|--------------------------------|-------------|-------------|-----------|
| | | B3 | B5 |
| FPGA PLL | | 14 | 14 |
| HPS PLL | | 3 | 3 |
| 6 Gbps Transceiver | | 30 | 30 |
| FPGA GPIO ⁽⁸⁾ | | 540 | 540 |
| HPS I/O | | 208 | 208 |
| LVDS | Transmitter | 120 | 120 |
| | Receiver | 136 | 136 |
| PCIe Hard IP Block | | 2 | 2 |
| FPGA Hard Memory Controller | | 3 | 3 |
| HPS Hard Memory Controller | | 1 | 1 |
| ARM Cortex-A9 MPCore Processor | | Dual-core | Dual-core |

Related Information

[High-Speed Differential I/O Interfaces and DPA in Arria V Devices chapter, Arria V Device Handbook](#)

Provides the number of LVDS channels in each device package.

Package Plan**Table 11: Package Plan for Arria V SX Devices**

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

| Member Code | F896 (31 mm) | | | F1152 (35 mm) | | | F1517 (40 mm) | | |
|-------------|-----------------|---------|------|------------------|---------|------|------------------|---------|------|
| | FPGA GPIO | HPS I/O | XCVR | FPGA GPIO | HPS I/O | XCVR | FPGA GPIO | HPS I/O | XCVR |
| B3 | 250 | 208 | 12 | 385 | 208 | 18 | 540 | 208 | 30 |
| B5 | 250 | 208 | 12 | 385 | 208 | 18 | 540 | 208 | 30 |

Arria V ST

This section provides the available options, maximum resource counts, and package plan for the Arria V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.

⁽⁸⁾ The number of GPIOs does not include transceiver I/Os. In the Quartus Prime software, the number of user I/Os includes transceiver I/Os.


Related Information

[Altera Product Selector](#)

Provides the latest information about Altera products.

Available Options

Figure 5: Sample Ordering Code and Available Options for Arria V ST Devices



Maximum Resources

Table 12: Maximum Resource Counts for Arria V ST Devices

| Resource | | Member Code | |
|------------------------------|------------------------|-------------|---------|
| | | D3 | D5 |
| Logic Elements (LE) (K) | | 350 | 462 |
| ALM | | 132,075 | 174,340 |
| Register | | 528,300 | 697,360 |
| Memory (Kb) | M10K | 17,290 | 22,820 |
| | MLAB | 2,014 | 2,658 |
| Variable-precision DSP Block | | 809 | 1,090 |
| 18 x 18 Multiplier | | 1,618 | 2,180 |
| FPGA PLL | | 14 | 14 |
| HPS PLL | | 3 | 3 |
| Transceiver | 6-Gbps | 30 | 30 |
| | 10-Gbps ⁽⁹⁾ | 16 | 16 |

Variable-Precision DSP Block

Arria V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18, 27 x 27, and 36 x 36 bits natively
- A 64-bit accumulator
- Double accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Dynamic coefficients
- 18-bit internal coefficient register banks
- Enhanced independent multiplier operation
- Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Quartus Prime design software

Table 14: Variable-Precision DSP Block Configurations for Arria V Devices

| Usage Example | Multiplier Size (Bit) | DSP Block Resource |
|--|-----------------------------|--------------------|
| Low precision fixed point for video applications | Three 9 x 9 | 1 |
| Medium precision fixed point in FIR filters | Two 18 x 18 | 1 |
| FIR filters | Two 18 x 18 with accumulate | 1 |
| Single-precision floating-point implementations | One 27 x 27 | 1 |
| Very high precision fixed point implementations | One 36 x 36 | 2 |

You can configure each DSP block during compilation as independent three 9 x 9, two 18 x 18, or one 27 x 27 multipliers. Using two DSP block resources, you can also configure a 36 x 36 multiplier for high-precision applications. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

Table 15: Number of Multipliers in Arria V Devices

The table lists the variable-precision DSP resources by bit precision for each Arria V device.

| Variant | Member Code | Variable-precision DSP Block | Independent Input and Output Multiplications Operator | | | | 18 x 18 Multiplier Adder Mode | 18 x 18 Multiplier Adder Summed with 36 bit Input |
|------------|-------------|------------------------------|---|--------------------|--------------------|--------------------|-------------------------------|---|
| | | | 9 x 9 Multiplier | 18 x 18 Multiplier | 27 x 27 Multiplier | 36 x 36 Multiplier | | |
| Arria V GX | A1 | 240 | 720 | 480 | 240 | — | 240 | 240 |
| | A3 | 396 | 1,188 | 792 | 396 | — | 396 | 396 |
| | A5 | 600 | 1,800 | 1,200 | 600 | — | 600 | 600 |
| | A7 | 800 | 2,400 | 1,600 | 800 | — | 800 | 800 |
| | B1 | 920 | 2,760 | 1,840 | 920 | — | 920 | 920 |
| | B3 | 1,045 | 3,135 | 2,090 | 1,045 | — | 1,045 | 1,045 |
| | B5 | 1,092 | 3,276 | 2,184 | 1,092 | — | 1,092 | 1,092 |
| | B7 | 1,156 | 3,468 | 2,312 | 1,156 | — | 1,156 | 1,156 |
| Arria V GT | C3 | 396 | 1,188 | 792 | 396 | — | 396 | 396 |
| | C7 | 800 | 2,400 | 1,600 | 800 | — | 800 | 800 |
| | D3 | 1,045 | 3,135 | 2,090 | 1,045 | — | 1,045 | 1,045 |
| | D7 | 1,156 | 3,468 | 2,312 | 1,156 | — | 1,156 | 1,156 |
| Arria V GZ | E1 | 800 | 2,400 | 1,600 | 800 | 400 | 800 | 800 |
| | E3 | 1,044 | 3,132 | 2,088 | 1,044 | 522 | 1,044 | 1,044 |
| | E5 | 1,092 | 3,276 | 2,184 | 1,092 | 546 | 1,092 | 1,092 |
| | E7 | 1,139 | 3,417 | 2,278 | 1,139 | 569 | 1,139 | 1,139 |
| Arria V SX | B3 | 809 | 2,427 | 1,618 | 809 | — | 809 | 809 |
| | B5 | 1,090 | 3,270 | 2,180 | 1,090 | — | 1,090 | 1,090 |
| Arria V ST | D3 | 809 | 2,427 | 1,618 | 809 | — | 809 | 809 |
| | D5 | 1,090 | 3,270 | 2,180 | 1,090 | — | 1,090 | 1,090 |

Embedded Memory Blocks

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

PLL Features

The PLLs in the Arria V devices support the following features:

- Frequency synthesis
- On-chip clock deskew
- Jitter attenuation
- Counter reconfiguration
- Programmable output clock duty cycles
- PLL cascading
- Reference clock switchover
- Programmable bandwidth
- Dynamic phase shift
- Zero delay buffers

Fractional PLL

In addition to integer PLLs, the Arria V devices use a fractional PLL architecture. The devices have up to 16 PLLs, each with 18 output counters. One fractional PLL can use up to 18 output counters and two adjacent fractional PLLs share the 18 output counters. You can use the output counters to reduce PLL usage in two ways:

- Reduce the number of oscillators that are required on your board by using fractional PLLs
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

If you use the fractional PLL mode, you can use the PLLs for precision fractional-N frequency synthesis—removing the need for off-chip reference clock sources in your design.

The transceiver fractional PLLs that are not used by the transceiver I/Os can be used as general purpose fractional PLLs by the FPGA fabric.

FPGA General Purpose I/O

Arria V devices offer highly configurable GPIOs. The following list describes the features of the GPIOs:

- Programmable bus hold and weak pull-up
- LVDS output buffer with programmable differential output voltage (V_{OD}) and programmable pre-emphasis
- On-chip parallel termination (R_T OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Unused voltage reference (V_{REF}) pins that can be configured as user I/Os (Arria V GX, GT, SX, and ST only)
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture

External Memory Performance

Table 18: External Memory Interface Performance in Arria V Devices

| Interface | Voltage (V) | Hard Controller (MHz) | Soft Controller (MHz) | |
|------------------------------|-------------|----------------------------|----------------------------|------------|
| | | Arria V GX, GT, SX, and ST | Arria V GX, GT, SX, and ST | Arria V GZ |
| DDR3 SDRAM | 1.5 | 533 | 667 | 800 |
| | 1.35 | 533 | 600 | 800 |
| DDR2 SDRAM | 1.8 | 400 | 400 | 400 |
| LPDDR2 SDRAM | 1.2 | — | 400 | — |
| RLDRAM 3 | 1.2 | — | — | 667 |
| RLDRAM II | 1.8 | — | 400 | 533 |
| | 1.5 | — | 400 | 533 |
| QDR II+ SRAM | 1.8 | — | 400 | 500 |
| | 1.5 | — | 400 | 500 |
| QDR II SRAM | 1.8 | — | 400 | 333 |
| | 1.5 | — | 400 | 333 |
| DDR II+ SRAM ⁽¹²⁾ | 1.8 | — | 400 | — |
| | 1.5 | — | 400 | — |

Related Information

[External Memory Interface Spec Estimator](#)

For the latest information and to estimate the external memory system performance specification, use Altera's External Memory Interface Spec Estimator tool.

HPS External Memory Performance

Table 19: HPS External Memory Interface Performance

The hard processor system (HPS) is available in Arria V SoC devices only.

| Interface | Voltage (V) | HPS Hard Controller (MHz) |
|--------------|-------------|---------------------------|
| DDR3 SDRAM | 1.5 | 533 |
| | 1.35 | 533 |
| LPDDR2 SDRAM | 1.2 | 333 |

⁽¹²⁾ Not available as Altera® IP.

Table 22: Transceiver PCS Features for Arria V GZ Devices

| Protocol | Data Rates (Gbps) | Transmitter Data Path Features | Receiver Data Path Features |
|-------------------------------|-------------------|---|--|
| Custom PHY | 0.6 to 9.80 | <ul style="list-style-type: none"> Phase compensation FIFO Byte serializer 8B/10B encoder Bit-slip Channel bonding | <ul style="list-style-type: none"> Word aligner Deskew FIFO Rate match FIFO 8B/10B decoder Byte deserializer Byte ordering |
| GPON | 1.25 and 2.5 | | |
| Custom 10G PHY | 9.98 to 12.5 | <ul style="list-style-type: none"> TX FIFO Gear box Bit-slip | <ul style="list-style-type: none"> RX FIFO Gear box |
| PCIe Gen1 (x1, x2, x4, x8) | 2.5 and 5.0 | <ul style="list-style-type: none"> Phase compensation FIFO Byte serializer 8B/10B encoder Bit-slip Channel bonding PIPE 2.0 interface to core logic | <ul style="list-style-type: none"> Word aligner Deskew FIFO Rate match FIFO 8B/10B decoder Byte deserializer, Byte ordering PIPE 2.0 interface to core logic |
| PCIe Gen2 (x1, x2, x4, x8) | | | |
| PCIe Gen3 (x1, x2, x4, x8) | 8.0 | <ul style="list-style-type: none"> Phase compensation FIFO 128B/130B encoder Scrambler Gear box Bit-slip | <ul style="list-style-type: none"> Block synchronization Rate match FIFO 128B/130B decoder Descrambler Phase compensation FIFO |
| 10GbE | 10.3125 | <ul style="list-style-type: none"> TX FIFO 64B/66B encoder Scrambler Gear box | <ul style="list-style-type: none"> RX FIFO 64B/66B decoder Descrambler Block synchronization Gear box |
| Interlaken | 3.125 to 12.5 | <ul style="list-style-type: none"> TX FIFO Frame generator CRC-32 generator Scrambler Disparity generator Gear box | <ul style="list-style-type: none"> RX FIFO Frame generator CRC-32 checker Frame decoder Descrambler Disparity checker Block synchronization Gear box |

SoC with HPS


Each SoC combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

HPS Features

The HPS consists of a dual-core ARM Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in the following figure.

Figure 12: HPS with Dual-Core ARM Cortex-A9 MPCore Processor



System Peripherals and Debug Access Port

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports ARM CoreSight debug and core traces to facilitate software development.

HPS–FPGA AXI Bridges

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA®) Advanced eXtensible Interface (AXI™) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS–FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

HPS SDRAM Controller Subsystem

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon® Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 533 MHz (1066 Mbps data rate).

FPGA Configuration and Processor Booting

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or partially reconfigure the FPGA fabric at any time under software control. The HPS can also configure other FPGAs on the board through the FPGA configuration controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

Note: Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

Related Information

- [Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines](#)
Provides detailed information about power supply pin connection guidelines and power regulator sharing.
- [Arria V GZ Device Family Pin Connection Guidelines](#)
Provides detailed information about power supply pin connection guidelines and power regulator sharing.

Hardware and Software Development

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Qsys system integration tool in the Quartus Prime software.

For software development, the ARM-based SoC devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Altera SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks®, and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Altera sales team.

You can begin device-specific firmware and software development on the Altera SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

Related Information

[Altera Worldwide Sales Support](#)

Dynamic and Partial Reconfiguration

The Arria V devices support dynamic reconfiguration and partial reconfiguration.

Dynamic Reconfiguration

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA, PCS, and PCIe hard IP blocks with dynamic reconfiguration.

Partial Reconfiguration

Note: Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Altera for support.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.

Apart from lowering cost and power consumption, partial reconfiguration increases the effective logic density of the device because placing device functions that do not operate simultaneously is not necessary. Instead, you can store these functions in external memory and load them whenever the functions are required. This capability reduces the size of the device because it allows multiple applications on a single device—saving the board space and reducing the power consumption.

Altera simplifies the time-intensive task of partial reconfiguration by building this capability on top of the proven incremental compile and design flow in the Quartus Prime design software. With the Altera solution, you do not need to know all the intricate device architecture details to perform a partial reconfiguration.

Partial reconfiguration is supported through the FPP x16 configuration interface. You can seamlessly use partial reconfiguration in tandem with dynamic reconfiguration to enable simultaneous partial reconfiguration of both the device core and transceivers.

Enhanced Configuration and Configuration via Protocol

Table 23: Configuration Modes and Features of Arria V Devices

Arria V devices support 1.8 V, 2.5 V, 3.0 V, and 3.3 V⁽¹⁹⁾ programming voltages and several configuration modes.

| Mode | Data Width | Max Clock Rate (MHz) | Max Data Rate (Mbps) | Decompression | Design Security | Partial Reconfiguration ⁽²⁰⁾ | Remote System Update |
|--|---------------|----------------------|----------------------|---------------|-----------------|---|----------------------|
| AS through the EPCS and EPCQ serial configuration device | 1 bit, 4 bits | 100 | — | Yes | Yes | — | Yes |
| PS through CPLD or external microcontroller | 1 bit | 125 | 125 | Yes | Yes | — | — |

⁽¹⁹⁾ Arria V GZ does not support 3.3 V.

⁽²⁰⁾ Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Altera for support.

| Mode | Data Width | Max Clock Rate (MHz) | Max Data Rate (Mbps) | Decompression | Design Security | Partial Reconfiguration ⁽²⁰⁾ | Remote System Update |
|-----------------------|--------------------------|----------------------|----------------------|---------------|-----------------|---|-----------------------|
| FPP | 8 bits | 125 | — | Yes | Yes | — | Parallel flash loader |
| | 16 bits | 125 | — | Yes | Yes | Yes ⁽²¹⁾ | |
| | 32 bits ⁽²²⁾ | 100 | — | Yes | Yes | — | |
| CvP (PCIe) | x1, x2, x4, and x8 lanes | — | — | Yes | Yes | Yes | — |
| JTAG | 1 bit | 33 | 33 | — | — | — | — |
| Configuration via HPS | 16 bits | 125 | — | Yes | Yes | Yes ⁽²¹⁾ | Parallel flash loader |
| | 32 bits | 100 | — | Yes | Yes | — | |

Instead of using an external flash or ROM, you can configure the Arria V devices through PCIe using CvP. The CvP mode offers the fastest configuration rate and flexibility with the easy-to-use PCIe hard IP block interface. The Arria V CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

Note: Although Arria V GZ devices support PCIe Gen3, you can use only PCIe Gen1 and PCIe Gen2 for CvP configuration scheme.

Related Information

[Configuration via Protocol \(CvP\) Implementation in Altera FPGAs User Guide](#)

Provides more information about CvP.

Power Management

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Arria V devices consume less power than previous generation Arria V FPGAs:

- Total device core power consumption—less by up to 50%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Arria V devices contain several hard IP blocks, including PCIe Gen1, Gen2, and Gen3, GbE, SRIO, GPON, and CPRI protocols, that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

⁽²⁰⁾ Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Altera for support.

⁽²¹⁾ Supported at a maximum clock rate of 62.5 MHz.

⁽²²⁾ Arria V GZ only

| Date | Version | Changes |
|---------------|------------|---|
| June 2013 | 2013.06.03 | <ul style="list-style-type: none">Removed statements about contacting Altera for SFF-8431 compliance requirements. Refer to the Transceiver Architecture in Arria V Devices chapter for the requirements. |
| May 2013 | 2013.05.06 | <ul style="list-style-type: none">Moved all links to the Related Information section of respective topics for easy reference.Added link to the known document issues in the Knowledge Base.Updated the available options, maximum resource counts, and per package information for the Arria V SX and ST device variants.Updated the variable DSP multipliers counts for the Arria V SX and ST device variants.Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.Added footnote to clarify that MLAB 64 bits depth is available only for Arria V GZ devices.Updated description about power-up sequence requirement for device migration to improve clarity. |
| January 2013 | 2013.01.11 | <ul style="list-style-type: none">Added the L optional suffix to the Arria V GZ ordering code for the – I3 speed grade.Added a note about the power-up sequence requirement if you plan to migrate your design from the Arria V GX A5 and A7, and Arria V GT C7 devices to other Arria V devices. |
| November 2012 | 2012.11.19 | <ul style="list-style-type: none">Updated the summary of features.Updated Arria V GZ information regarding 3.3 V I/O support.Removed Arria V GZ engineering sample ordering code.Updated the maximum resource counts for Arria V GX and GZ.Updated Arria V ST ordering codes for transceiver count.Updated transceiver counts for Arria V ST packages.Added simplified floorplan diagrams for Arria V GZ, SX, and ST.Added FPP x32 configuration mode for Arria V GZ only.Updated CvP (PCIe) remote system update support information.Added HPS external memory performance information.Updated template. |
| October 2012 | 3.0 | <ul style="list-style-type: none">Added Arria V GZ information.Updated Table 1, Table 2, Table 3, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, and Table 21.Added the “Arria V GZ” section.Added Table 8, Table 9 and Table 22. |



| Date | Version | Changes |
|---------------|---------|--|
| July 2012 | 2.1 | <ul style="list-style-type: none"> Added –I3 speed grade to Figure 1 for Arria V GX devices. Updated the 6-Gbps transceiver speed from 6.553 Gbps to 6.5536 Gbps in Figure 3 and Figure 1. |
| June 2012 | 2.0 | <ul style="list-style-type: none"> Restructured the document. Added the “Embedded Memory Capacity” and “Embedded Memory Configurations” sections. Added Table 1, Table 3, Table 12, Table 15, and Table 16. Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 13, Table 14, and Table 19. Updated Figure 1, Figure 2, Figure 3, Figure 4, and Figure 8. Updated the “FPGA Configuration and Processor Booting” and “Hardware and Software Development” sections. Text edits throughout the document. |
| February 2012 | 1.3 | <ul style="list-style-type: none"> Updated Table 1–7 and Table 1–8. Updated Figure 1–9 and Figure 1–10. Minor text edits. |
| December 2011 | 1.2 | Minor text edits. |
| November 2011 | 1.1 | <ul style="list-style-type: none"> Updated Table 1–1, Table 1–2, Table 1–3, Table 1–4, Table 1–6, Table 1–7, Table 1–9, and Table 1–10. Added “SoC FPGA with HPS” section. Updated “Clock Networks and PLL Clock Sources” and “Ordering Information” sections. Updated Figure 1–5. Added Figure 1–6. Minor text edits. |
| August 2011 | 1.0 | Initial release. |