
# E·XFL

### Intel - 5ASXFB5H6F40C6N Datasheet



Welcome to E-XFL.COM

#### Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are **Embedded - System On Chip (SoC)**?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

Product Status	Obsolete
Architecture	MCU, FPGA
Core Processor	Dual ARM <sup>®</sup> Cortex <sup>®</sup> -A9 MPCore <sup>™</sup> with CoreSight <sup>™</sup>
Flash Size	-
RAM Size	64KB
Peripherals	DMA, POR, WDT
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	700MHz
Primary Attributes	FPGA - 462K Logic Elements
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1517-BBGA, FCBGA
Supplier Device Package	1517-FBGA, FC (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5asxfb5h6f40c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Advantage	Supporting Feature
Lowest system cost	<ul> <li>Requires as few as four power supplies to operate</li> <li>Available in thermal composite flip chip ball-grid array (BGA) packaging</li> <li>Includes innovative features such as Configuration via Protocol (CvP), partial reconfiguration, and design security</li> </ul>

# Summary of Arria V Features

#### Table 2: Summary of Features for Arria V Devices

Feature	Description
Technology	TSMC's 28-nm process technology:
	<ul> <li>Arria V GX, GT, SX, and ST—28-nm low power (28LP) process</li> <li>Arria V GZ—28-nm high performance (28HP) process</li> <li>Lowest static power in its class (less than 1.2 W for 500K logic elements (LEs) at 85°C junction under typical conditions)</li> <li>0.85 W 1.1 W or 1.15 W core pominel voltage</li> </ul>
	0.85 V, 1.1 V, or 1.15 V core nominal voltage
Packaging	<ul> <li>Thermal composite flip chip BGA packaging</li> <li>Multiple device densities with identical package footprints for seamless migration between different device densities</li> <li>Leaded<sup>(1)</sup>, lead-free (Pb-free), and RoHS-compliant options</li> </ul>
High-performance	Enhanced 8-input ALM with four registers
FPGA fabric	• Improved routing architecture to reduce congestion and improve compilation time
Internal memory blocks	• M10K—10-kilobits (Kb) memory blocks with soft error correction code (ECC) ( Arria V GX, GT, SX, and ST devices only)
	• M20K—20-Kb memory blocks with hard ECC (Arria V GZ devices only)
	• Memory logic array block (MLAB)-640-bit distributed LUTRAM where you can use up to 50% of the ALMs as MLAB memory





<sup>&</sup>lt;sup>(1)</sup> Contact Altera for availability.

Feature	Description
Configuration	<ul> <li>Tamper protection-comprehensive design protection to protect your valuable IP investments</li> <li>Enhanced advanced encryption standard (AES) design security features</li> <li>CvP</li> <li>Partial and dynamic reconfiguration of the FPGA</li> <li>Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8, x16, and x32 (Arria V GZ) configuration options</li> <li>Remote system upgrade</li> </ul>

# **Arria V Device Variants and Packages**

#### Table 3: Device Variants for the Arria V Device Family

Variant	Description
Arria V GX	FPGA with integrated 6.5536 Gbps transceivers that provides bandwidth, cost, and power levels that are optimized for high-volume data and signal-processing applications
Arria V GT	FPGA with integrated 10.3125 Gbps transceivers that provides enhanced high-speed serial I/O bandwidth for cost-sensitive data and signal processing applications
Arria V GZ	FPGA with integrated 12.5 Gbps transceivers that provides enhanced high-speed serial I/O bandwidth for high-performance and cost-sensitive data and signal processing applications
Arria V SX	SoC with integrated ARM-based HPS and 6.5536 Gbps transceivers
Arria V ST	SoC with integrated ARM-based HPS and 10.3125 Gbps transceivers

## Arria V GX

This section provides the available options, maximum resource counts, and package plan for the Arria V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.

#### **Related Information**


**Altera Product Selector** 

Provides the latest information about Altera products.



#### **Available Options**

#### Figure 1: Sample Ordering Code and Available Options for Arria V GX Devices



#### **Maximum Resources**

#### Table 4: Maximum Resource Counts for Arria V GX Devices

Poro	Resource		Member Code								
heso			A3	A5	A7	B1	B3	B5	B7		
U	Logic Elements (LE) (K)		156	190	242	300	362	420	504		
ALM	ALM		58,900	71,698	91,680	113,208	136,880	158,491	190,240		
Registe	er	113,208	235,600	286,792	366,720	452,832	547,520	633,964	760,960		
Mem	M10K	8,000	10,510	11,800	13,660	15,100	17,260	20,540	24,140		
ory (Kb)	MLAB	463	961	1,173	1,448	1,852	2,098	2,532	2,906		
Variab precisi Block	on DSP	240	396	600	800	920	1,045	1,092	1,156		
	18 x 18 Multiplier		792	1,200	1,600	1,840	2,090	2,184	2,312		
PLL		10	10	12	12	12	12	16	16		

**Arria V Device Overview** 



Resource		Member Code					
Neso		С3	С7	D3	D7		
Transceiver	6 Gbps <sup>(4)</sup>	3 (9)	6 (24)	6 (24)	6 (36)		
Tanscerver	10 Gbps <sup>(5)</sup>	4	12	12	20		
GPIO <sup>(6)</sup>	GPIO <sup>(6)</sup>		544	704	704		
LVDS	Transmitter	68	120	160	160		
LVD3	Receiver	80	136	176	176		
PCIe Hard IP Block		1	2	2	2		
Hard Memor	y Controller	2	4	4	4		

#### **Related Information**

• High-Speed Differential I/O Interfaces and DPA in Arria V Devices chapter, Arria V Device Handbook

Provides the number of LVDS channels in each device package.

• **Transceiver Architecture in Arria V Devices** Describes 10 Gbps channels usage conditions and SFF-8431 compliance requirements.

## Package Plan

Memb		F672 (27 mm)		F896 (31 mm)		F1152 (35 mm)		F1517 (40 mm)				
er Code		ХС	VR		ХС	VR		ХС	VR		)	KCVR
	GPIO	6- Gbps	10- Gbps	GPIO	6- Gbps	10- Gbps	GPIO	6- Gbps	10- Gbps	GPIO	6- Gbps	10-Gbps
C3	336	3 (9)	4	416	3 (9)	4	_	_	_	—	_	_
C7	_	_	_	384	6 (18)	8	544	6 (24)	12	—	_	—
D3	_	_	_	384	6 (18)	8	544	6 (24)	12	704	6 (24)	12
D7							544	6 (24)	12	704	6 (36)	20

#### Table 7: Package Plan for Arria V GT Devices

The 6-Gbps transceiver counts are for dedicated 6-Gbps channels. You can also configure any pair of 10-Gbps channels as three 6-Gbps channels—the total number of 6-Gbps channels are shown in brackets. For example, you can also configure the Arria V GT D7 device in the F1517 package with nine 6-Gbps



<sup>&</sup>lt;sup>(4)</sup> The 6 Gbps transceiver counts are for dedicated 6-Gbps channels. You can also configure any pair of 10 Gbps channels as three 6 Gbps channels-the total number of 6 Gbps channels are shown in brackets.

<sup>&</sup>lt;sup>(5)</sup> Chip-to-chip connections only. For 10 Gbps channel usage conditions, refer to the Transceiver Architecture in Arria V Devices chapter.

<sup>&</sup>lt;sup>(6)</sup> The number of GPIOs does not include transceiver I/Os. In the Quartus Prime software, the number of user I/Os includes transceiver I/Os.

#### 10 Arria V GZ

and eighteen 10-Gbps, twelve 6-Gbps and sixteen 10-Gbps, fifteen 6-Gbps and fourteen 10-Gbps, or up to thirty-six 6-Gbps with no 10-Gbps channels.

# Arria V GZ

This section provides the available options, maximum resource counts, and package plan for the Arria V GZ devices.


The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.

#### **Related Information**

#### **Altera Product Selector**

Provides the latest information about Altera products.

#### **Available Options**



#### Figure 3: Sample Ordering Code and Available Options for Arria V GZ Devices

#### **Maximum Resources**

#### Table 8: Maximum Resource Counts for Arria V GZ Devices

Resource	Member Code					
nesource	E1	E3	E5	E7		
Logic Elements (LE) (K)	220	360	400	450		
ALM	83,020	135,840	150,960	169,800		
Register	332,080	543,360	603,840	679,200		

Arria V Device Overview



Resource		Member Code					
nesc	Resource		E3	E5	E7		
Memory	M20K	11,700	19,140	28,800	34,000		
(Kb)	MLAB	2,594	4,245	4,718	5,306		
Variable-prec	cision DSP Block	800	1,044	1,092	1,139		
18 x 18 Multi	18 x 18 Multiplier		2,088	2,184	2,278		
PLL	PLL		20	24	24		
12.5 Gbps Tr	ansceiver	24	24	36	36		
GPIO <sup>(7)</sup>		414	414	674	674		
LVDS	Transmitter	99	99	166	166		
	Receiver	108	108	168	168		
PCIe Hard IF	9 Block	1	1	1	1		

## **Related Information**

High-Speed Differential I/O Interfaces and DPA in Arria V Devices chapter, Arria V Device Handbook

Provides the number of LVDS channels in each device package.

# Package Plan

#### Table 9: Package Plan for Arria V GZ Devices

Member Code	H780 (33 mm)			152 mm)	F1517 (40 mm)		
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	
E1	342	12	414	24	—	_	
E3	342	12	414	24	—	—	
E5			534	24	674	36	
E7			534	24	674	36	

# Arria V SX

This section provides the available options, maximum resource counts, and package plan for the Arria V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.



<sup>&</sup>lt;sup>(7)</sup> The number of GPIOs does not include transceiver I/Os. In the Quartus Prime software, the number of user I/Os includes transceiver I/Os.

Doce	ource	Member Code			
nesc	Jurce	B3	В5		
FPGA PLL		14	14		
HPS PLL		3	3		
6 Gbps Transceiver		30	30		
FPGA GPIO <sup>(8)</sup>		540	540		
HPS I/O		208	208		
LVDS	Transmitter	120	120		
	Receiver	136	136		
PCIe Hard IP Block		2	2		
FPGA Hard Memory	Controller	3	3		
HPS Hard Memory C	Controller	1	1		
ARM Cortex-A9 MP	Core Processor	Dual-core	Dual-core		

#### **Related Information**

# High-Speed Differential I/O Interfaces and DPA in Arria V Devices chapter, Arria V Device Handbook

Provides the number of LVDS channels in each device package.

#### Package Plan

#### Table 11: Package Plan for Arria V SX Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

	F896			F1152			F1517			
Member Code		(31 mm)			(35 mm)			(40 mm)		
Code	FPGA GPIO	HPS I/O	XCVR	FPGA GPIO	HPS I/O	XCVR	FPGA GPIO	HPS I/O	XCVR	
B3	250	208	12	385	208	18	540	208	30	
B5	250	208	12	385	208	18	540	208	30	

# Arria V ST

This section provides the available options, maximum resource counts, and package plan for the Arria V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.



<sup>&</sup>lt;sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Quartus Prime software, the number of user I/Os includes transceiver I/Os.


#### **Related Information**

Altera Product Selector

Provides the latest information about Altera products.

#### **Available Options**

#### Figure 5: Sample Ordering Code and Available Options for Arria V ST Devices



#### **Maximum Resources**

#### Table 12: Maximum Resource Counts for Arria V ST Devices

Doce			Member Code
Resc	ource	D3	D5
Logic Elements (LE)	(K)	350	462
ALM		132,075	174,340
Register		528,300	697,360
Memory (Kb)	M10K	17,290	22,820
Welliory (KD)	MLAB	2,014	2,658
Variable-precision D	SP Block	809	1,090
18 x 18 Multiplier		1,618	2,180
FPGA PLL		14	14
HPS PLL		3	3
Transceiver	6-Gbps	30	30
I ransceiver	10-Gbps <sup>(9)</sup>	16	16

**Altera Corporation** 

**Arria V Device Overview** 



Poso	ource	Member Code				
hesu	Jurce	D3	D5			
FPGA GPIO <sup>(10)</sup>		540	540			
HPS I/O		208	208			
LVDS	Transmitter	120	120			
	Receiver	136	136			
PCIe Hard IP Block		2	2			
FPGA Hard Memory	Controller	3	3			
HPS Hard Memory C	Controller	1	1			
ARM Cortex-A9 MP	Core Processor	Dual-core	Dual-core			

#### **Related Information**

• High-Speed Differential I/O Interfaces and DPA in Arria V Devices chapter, Arria V Device Handbook

Provides the number of LVDS channels in each device package.

• Transceiver Architecture in Arria V Devices Describes 10 Gbps channels usage conditions and SFF-8431 compliance requirements.

#### Package Plan

#### Table 13: Package Plan for Arria V ST Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Memb	F896 (31 mm)			F1152 (35 mm)				F1517 (40 mm)				
er Code	FPGA GPIO	HPS I/O	XC 6 Gbps	VR 10 Gbps	FPGA GPIO	HPS I/O	XC 6 Gbps	VR 10 Gbps	FPGA GPIO	HPS I/O	6 Gbps	KCVR 10 Gbps
D3	250	208	12	6	385	208	18	8	540	208	30	16
D5	250	208	12	6	385	208	18	8	540	208	30	16

<sup>&</sup>lt;sup>(9)</sup> Chip-to-chip connections only. For 10 Gbps channel usage conditions, refer to the Transceiver Architecture in Arria V Devices chapter.

<sup>&</sup>lt;sup>(10)</sup> The number of GPIOs does not include transceiver I/Os. In the Quartus Prime software, the number of user I/Os includes transceiver I/Os.

# I/O Vertical Migration for Arria V Devices

#### Figure 6: Vertical Migration Capability Across Arria V Device Packages and Densities

The arrows indicate the vertical migration paths. Some packages have several migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.

Martant	Member	Package								
Variant	Code	F67.	2	F780	F896	F 1152	F1517			
	A1					•				
	A3									
	A5					<b>•</b>				
Arria V GX	A7	V								
	B1						<b>↑</b>			
	B3									
	B5									
	B7									
	C3		•							
Arria V GT	С7									
Alla V GI	D3									
	D7					•	•			
	E1					<b>↑</b>				
Arria V GZ	E3			•						
Allia V GZ	E5						<b>↑</b>			
	E7					•	•			
Arria V SX	B3									
	B5									
Arria V CT	D3									
Arria V ST	D5					•				

You can achieve the vertical migration shaded in red if you use only up to 320 GPIOs, up to nine 6 Gbps transceiver channels, and up to four 10 Gbps transceiver (for Arria V GT devices). This migration path is not shown in the Quartus Prime software Pin Migration View.

- **Note:** To verify the pin migration compatibility, use the Pin Migration View window in the Quartus Prime software Pin Planner.
- **Note:** Except for Arria V GX A5 and A7, and Arria V GT C7 devices, all other Arria V GX and GT devices require a specific power-up sequence. If you plan to migrate your design from Arria V GX A5 and A7, and Arria V GT C7 devices to other Arria V devices, your design must adhere to the same required power-up sequence.

**Arria V Device Overview** 



# **Types of Embedded Memory**

The Arria V devices contain two types of memory blocks:

- 20 Kb M20K or 10 Kb M10K blocks—blocks of dedicated memory resources. The M20K and M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dualpurpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Arria V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB. You can also configure these ALMs, in Arria V GZ devices, as ten 64 x 1 blocks, giving you one 64 x 10 simple dual-port SRAM block per MLAB.

# **Embedded Memory Capacity in Arria V Devices**

		М20К		M1	10K	MLAB		
Variant	Membe r Code	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	Total RAM Bit (Kb)
	A1	_		800	8,000	741	463	8,463
	A3	_	—	1,051	10,510	1538	961	11,471
	A5			1,180	11,800	1877	1,173	12,973
Arria V GX	A7	_	_	1,366	13,660	2317	1,448	15,108
Allia V GA	B1			1,510	15,100	2964	1,852	16,952
	B3	_	_	1,726	17,260	3357	2,098	19,358
	B5			2,054	20,540	4052	2,532	23,072
	B7	—		2,414	24,140	4650	2,906	27,046
	C3			1,051	10,510	1538	961	11,471
Arria V GT	C7	_	_	1,366	13,660	2317	1,448	15,108
Allia v GI	D3			1,726	17,260	3357	2,098	19,358
	D7	_	_	2,414	24,140	4650	2,906	27,046
	E1	585	11,700	_	_	4,151	2,594	14,294
Arria V GZ	E3	957	19,140	—	_	6,792	4,245	23,385
Arria V GZ	E5	1,440	28,800	_	_	7,548	4,718	33,518
	E7	1,700	34,000	—	—	8,490	5,306	39,306
Arria V SX	B3	_		1,729	17,290	3223	2,014	19,304
	B5	_		2,282	22,820	4253	2,658	25,478

#### Table 16: Embedded Memory Capacity and Distribution in Arria V Devices

Arria V Device Overview



		М20К		М10К		MLAB		
Variant	Membe r Code	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	Total RAM Bit (Kb)
Arria V ST	D3	_	_	1,729	17,290	3223	2,014	19,304
	D5			2,282	22,820	4253	2,658	25,478

# **Embedded Memory Configurations**

#### Table 17: Supported Embedded Memory Block Configurations for Arria V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

Memory Block	Depth (bits)	Programmable Width
MLAB	32	x16, x18, or x20
MLAD	64 <sup>(11)</sup>	x10
	512	x40
	1K	x20
M20K	2К	x10
MZOK	4K	x5
	8K	x2
	16K	x1
	256	x40 or x32
	512	x20 or x16
M10K	1K	x10 or x8
WIIOK	2К	x5 or x4
	4K	x2
	8K	xl


# **Clock Networks and PLL Clock Sources**

650 MHz Arria V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Altera's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

**Note:** To reduce power consumption, the Quartus Prime software identifies all unused sections of the clock network and powers them down.



<sup>&</sup>lt;sup>(11)</sup> Available for Arria V GZ devices only.




#### Figure 9: Device Chip Overview for Arria V GX and GT Devices

AV-51001

2015.12.21

Arria V Device Overview





#### Figure 11: Device Chip Overview for Arria V SX and ST Devices

## **PMA Features**

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

#### Table 20: PMA Features of the Transceivers in Arria V Devices

Features	Capability
Backplane support	<ul> <li>Arria V GX, GT, SX, and ST devices—Driving capability at 6.5536 Gbps with up to 25 dB channel loss</li> <li>Arria V GZ devices—Driving capability at 12.5 Gbps with up to 16 dB channel loss</li> </ul>
Chip-to-chip support	<ul> <li>Arria V GX, GT, SX, and ST devices—Up to 10.3125 Gbps</li> <li>Arria V GZ devices—Up to 12.5 Gbps</li> </ul>

**Arria V Device Overview** 



Features	Capability
PLL-based clock recovery	Superior jitter tolerance
Programmable serializer and deserializer (SERDES)	Flexible SERDES width
Equalization and pre-emphasis	<ul> <li>Arria V GX, GT, SX, and ST devices—Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization</li> <li>Arria V GZ devices—4-tap pre-emphasis and de-emphasis</li> </ul>
Ring oscillator transmit PLLs	611 Mbps to 10.3125 Gbps
LC oscillator ATX transmit PLLs (Arria V GZ devices only)	600 Mbps to 12.5 Gbps
Input reference clock range	27 MHz to 710 MHz
Transceiver dynamic reconfigu- ration	Allows the reconfiguration of a single channel without affecting the operation of other channels

## **PCS Features**

The Arria V core logic connects to the PCS through an 8, 10, 16, 20, 32, 40, 64, 66, or 67 bit interface, depending on the transceiver data rate and protocol. Arria V devices contain PCS hard IP to support PCIe Gen1, Gen2, and Gen3, GbE, Serial RapidIO (SRIO), GPON, and CPRI.

All other standard and proprietary protocols within the following speed ranges are also supported:

- 611 Mbps to 6.5536 Gbps—supported through the custom double-width mode (up to 6.5536 Gbps) and custom single-width mode (up to 3.75 Gbps) of the transceiver PCS hard IP.
- 6.5536 Gbps to 10.3125 Gbps—supported through dedicated 80 or 64 bit interface that bypass the PCS hard IP and connects the PMA directly to the core logic. In Arria V GZ, this is supported in the transceiver PCS hard IP.

### Table 21: Transceiver PCS Features for Arria V GX, GT, ST, and SX Devices

PCS Support <sup>(13)</sup>	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
Custom single- and double-width modes	0.611 to ~6.5536	Phase compensation FIFO	<ul><li>Word aligner</li><li>8B/10B decoder</li></ul>
SRIO	1.25 to 6.25	<ul><li>Byte serializer</li><li>8B/10B encoder</li></ul>	• Byte deserializer
Serial ATA	1.5, 3.0, 6.0		Phase compensation FIFO

Arria V Device Overview

**Altera Corporation** 



<sup>&</sup>lt;sup>(13)</sup> Data rates above 6.5536 Gbps up to 10.3125 Gbps, such as 10GBASE-R, are supported through the soft PCS.

# Table 22: Transceiver PCS Features for Arria V GZ Devices

Protocol	Data Rates (Gbps)	Transmitter Data Path Features	Receiver Data Path Features
Custom PHY GPON Custom 10G PHY	0.6 to 9.80 1.25 and 2.5 9.98 to 12.5	<ul> <li>Phase compensation FIFO</li> <li>Byte serializer</li> <li>8B/10B encoder</li> <li>Bit-slip</li> <li>Channel bonding</li> <li>TX FIFO</li> </ul>	<ul> <li>Word aligner</li> <li>Deskew FIFO</li> <li>Rate match FIFO</li> <li>8B/10B decoder</li> <li>Byte deserializer</li> <li>Byte ordering</li> <li>RX FIFO</li> </ul>
		<ul><li>Gear box</li><li>Bit-slip</li></ul>	Gear box
PCIe Gen1 (x1, x2 x4, x8) PCIe Gen2 (x1, x2, x4, x8)	2.5 and 5.0	<ul> <li>Phase compensation FIFO</li> <li>Byte serializer</li> <li>8B/10B encoder</li> <li>Bit-slip</li> <li>Channel bonding</li> <li>PIPE 2.0 interface to core logic</li> </ul>	<ul> <li>Word aligner</li> <li>Deskew FIFO</li> <li>Rate match FIFO</li> <li>8B/10B decoder</li> <li>Byte deserializer,</li> <li>Byte ordering</li> <li>PIPE 2.0 interface to core logic</li> </ul>
PCIe Gen3 (x1, x2, x4, x8)	8.0	<ul> <li>Phase compensation FIFO</li> <li>128B/130B encoder</li> <li>Scrambler</li> <li>Gear box</li> <li>Bit-slip</li> </ul>	<ul> <li>Block synchronization</li> <li>Rate match FIFO</li> <li>128B/130B decoder</li> <li>Descrambler</li> <li>Phase compensation FIFO</li> </ul>
10GbE	10.3125	<ul> <li>TX FIFO</li> <li>64B/66B encoder</li> <li>Scrambler</li> <li>Gear box</li> </ul>	<ul> <li>RX FIFO</li> <li>64B/66B decoder</li> <li>Descrambler</li> <li>Block synchronization</li> <li>Gear box</li> </ul>
Interlaken	3.125 to 12.5	<ul> <li>TX FIFO</li> <li>Frame generator</li> <li>CRC-32 generator</li> <li>Scrambler</li> <li>Disparity generator</li> <li>Gear box</li> </ul>	<ul> <li>RX FIFO</li> <li>Frame generator</li> <li>CRC-32 checker</li> <li>Frame decoder</li> <li>Descrambler</li> <li>Disparity checker</li> <li>Block synchronization</li> <li>Gear box</li> </ul>

L

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or partially reconfigure the FPGA fabric at any time under software control. The HPS can also configure other FPGAs on the board through the FPGA configuration controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

**Note:** Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

#### **Related Information**

• Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides detailed information about power supply pin connection guidelines and power regulator sharing.

• Arria V GZ Device Family Pin Connection Guidelines Provides detailed information about power supply pin connection guidelines and power regulator sharing.

# Hardware and Software Development

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Qsys system integration tool in the Quartus Prime software.

For software development, the ARM-based SoC devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Altera SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks<sup>®</sup>, and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Altera sales team.

You can begin device-specific firmware and software development on the Altera SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

#### **Related Information**

Altera Worldwide Sales Support

# **Dynamic and Partial Reconfiguration**

The Arria V devices support dynamic reconfiguration and partial reconfiguration.

# **Dynamic Reconfiguration**

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA, PCS, and PCIe hard IP blocks with dynamic reconfiguration.

Arria V Device Overview

**Altera Corporation** 



Altera Corporation

Mode	Data Width	Max Clock Rate (MHz)	Max Data [ Rate (Mbps)	Decompressio	Design Security F	Partial econfiguratio (20)	Remote System Update
FPP	8 bits	125	_	Yes	Yes	_	
	16 bits	125	_	Yes	Yes	Yes <sup>(21)</sup>	Parallel flash loader
	32 bits <sup>(22)</sup>	100	_	Yes	Yes	_	
CvP (PCIe)	x1, x2, x4, and x8 lanes			Yes	Yes	Yes	_
JTAG	1 bit	33	33	—	_	_	
Configuration via HPS	16 bits	125	_	Yes	Yes	Yes (21)	Parallel flash loader
	32 bits	100	_	Yes	Yes	—	

Instead of using an external flash or ROM, you can configure the Arria V devices through PCIe using CvP. The CvP mode offers the fastest configuration rate and flexibility with the easy-to-use PCIe hard IP block interface. The Arria V CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

**Note:** Although Arria V GZ devices support PCIe Gen3, you can use only PCIe Gen1 and PCIe Gen2 for CvP configuration scheme.

#### **Related Information**

**Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide** Provides more information about CvP.

# **Power Management**

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Arria V devices consume less power than previous generation Arria V FPGAs:

- Total device core power consumption—less by up to 50%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Arria V devices contain several hard IP blocks, including PCIe Gen1, Gen2, and Gen3, GbE, SRIO, GPON, and CPRI protocols, that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

Arria V Device Overview

 $\bigcirc$ 

<sup>&</sup>lt;sup>(20)</sup> Partial reconfiguration is an advanced feature of the device family. If you are interested in using partial reconfiguration, contact Altera for support.

<sup>&</sup>lt;sup>(21)</sup> Supported at a maximum clock rate of 62.5 MHz.

<sup>(22)</sup> Arria V GZ only

# **Document Revision History**

Date	Version	Changes
December 2015	2015.12.21	<ul> <li>Updated RoHS and optional suffix information in sample ordering code and available options diagrams for Arria V GX and GT devices.</li> <li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>
January 2015	2015.01.23	<ul> <li>Updated package dimension for Arria V GZ H780 package from 29 mm to 33 mm.</li> <li>Updated dual-core ARM Cortex-A9 MPCore processor maximum frequency from 800 MHz to 1.05 GHz.</li> </ul>
December 2013	2013.12.26	<ul> <li>10-Gbps Ethernet (10GbE) PCS and Interlaken PCS are for Arria V GZ only.</li> <li>Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.</li> <li>Added link to Altera Product Selector for each device variant.</li> <li>Added leaded package options.</li> <li>Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.</li> <li>Corrected FPGA GPIO for Arria V SX B3 and B5 as well as Arria V ST D3 and D5 F896 package from 170 to 250.</li> <li>Corrected FPGA GPIO for Arria V SX B3 and B5 as well as Arria V ST D3 and D5 F1152 package from 350 to 385.</li> <li>Corrected FPGA GPIO for Arria V SX B3 and B5 as well as Arria V ST D3 and D5 F1517 package from 528 to 540.</li> <li>Corrected LVDS Transmitter for Arria V SX B3 and B5 as well as Arria V ST D3 and D5 F1517 package from 121 to 120.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance.</li> <li>Added x2 for PCIe Gen3, Gen 2, and Gen 1.</li> </ul>
August 2013	2013.08.19	<ul> <li>Removed the note about the PCIe hard IP on the right side of the device in the F896 package of the Arria V GX variant. These devices do not have PCIe hard IP on the right side.</li> <li>Added transceiver speed grade 6 to the available options of the Arria V SX variant.</li> <li>Corrected the maximum LVDS transmitter channel counts for the Arria V GX A1 and A3 devices from 68 to 67.</li> <li>Corrected the maximum FPGA GPIO count for Arria V ST D5 devices from 540 to 528.</li> </ul>

Arria V Device Overview



Date	Version	Changes	
June 2013	2013.06.03	Removed statements about contacting Altera for SFF-8431     compliance requirements. Refer to the Transceiver Architecture in     Arria V Devices chapter for the requirements.	
May 2013	2013.05.06	<ul> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Updated the available options, maximum resource counts, and per package information for the Arria V SX and ST device variants.</li> <li>Updated the variable DSP multipliers counts for the Arria V SX and ST device variants.</li> <li>Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.</li> <li>Added footnote to clarify that MLAB 64 bits depth is available only for Arria V GZ devices.</li> <li>Updated description about power-up sequence requirement for device migration to improve clarity.</li> </ul>	
January 2013	2013.01.11	<ul> <li>Added the L optional suffix to the Arria V GZ ordering code for the – I3 speed grade.</li> <li>Added a note about the power-up sequence requirement if you plan to migrate your design from the Arria V GX A5 and A7, and Arria V GT C7 devices to other Arria V devices.</li> </ul>	
November 2012	2012.11.19	<ul> <li>Updated the summary of features.</li> <li>Updated Arria V GZ information regarding 3.3 V I/O support.</li> <li>Removed Arria V GZ engineering sample ordering code.</li> <li>Updated the maximum resource counts for Arria V GX and GZ.</li> <li>Updated Arria V ST ordering codes for transceiver count.</li> <li>Updated transceiver counts for Arria V ST packages.</li> <li>Added simplified floorplan diagrams for Arria V GZ, SX, and ST.</li> <li>Added FPP x32 configuration mode for Arria V GZ only.</li> <li>Updated CvP (PCIe) remote system update support information.</li> <li>Added HPS external memory performance information.</li> <li>Updated template.</li> </ul>	
October 2012	3.0	<ul> <li>Added Arria V GZ information.</li> <li>Updated Table 1, Table 2, Table 3, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, and Table 21.</li> <li>Added the "Arria V GZ" section.</li> <li>Added Table 8, Table 9 and Table 22.</li> </ul>	

