# E·XFL

## Zilog - EZ80190AZ050EC00TR Datasheet



#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	eZ80
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	50MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	100-LQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/ez80190az050ec00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

zilog 21

Pin No.	Symbol	Function	Signal Direction	Description
89	PA0	GPIO Port A	Input/Output	The PA0 pin can be used for GPIO. It can be individually programmed as an input or an output and can also be used individually as an interrupt input. Each Port A pin, when programmed as an output, can be selected to be an open-drain or open-source output.
90	PA1	GPIO Port A	Input/Output	The PA1 pin can be used for GPIO. It can be individually programmed as an input or an output and can also be used individually as an interrupt input. Each Port A pin, when programmed as an output, can be selected to be an open-drain or open-source output.
91	PA2	GPIO Port A	Input/Output	The PA2 pin can be used for GPIO. It can be individually programmed as an input or an output and can also be used individually as an interrupt input. Each Port A pin, when programmed as an output, can be selected to be an open-drain or open-source output.
92	PA3	GPIO Port A	Input/Output	The PA3 pin can be used for GPIO. It can be individually programmed as an input or an output and can also be used individually as an interrupt input. Each Port A pin, when programmed as an output, can be selected to be an open-drain or open-source output.
93	PA4	GPIO Port A	Input/Output	The PA4 pin can be used for GPIO. It can be individually programmed as an input or an output and can also be used individually as an interrupt input. Each Port A pin, when programmed as an output, can be selected to be an open-drain or open-source output.
94	PA5	GPIO Port A	Input/Output	The PA5 pin can be used for GPIO. It can be individually programmed as an input or an output and can also be used individually as an interrupt input. Each Port A pin, when programmed as an output, can be selected to be an open-drain or open-source output.

## Table 1. 100-Pin LQFP Pin Identification of the eZ80190 Device (Continued)

<mark>z</mark>ilog<sup>°</sup>

22

Pin No.	Symbol	Function	Signal Direction	Description
95	PA6	GPIO Port A	Input/Output	The PA6 pin can be used for GPIO. It can be individually programmed as an input or an output and can also be used individually as an interrupt input. Each Port A pin, when programmed as an output, can be selected to be an open-drain or open-source output.
96	PA7	GPIO Port A	Input/Output	The PA7 pin can be used for GPIO. It can be individually programmed as an input or an output and can also be used individually as an interrupt input. Each Port A pin, when programmed as an output, can be selected to be an open-drain or open-source output.
97	V <sub>DD</sub>	Power Supply		Power Supply
98	GND	Ground		Ground
99	BUSREQ	Bus Request	Input, Active Low	External devices can force the eZ80190 device to release the bus for their use by driving this line Low. To the CPU, the bus request signal can also originate from internal DMA controllers. In such cases, bus requests from the DMA controllers have a higher priority than a request from an external bus master.
100	PHI	System Clock	Output	The PHI pin is an output driven by the internal system clock. It can be used by the system for synchronization with the eZ80190 device.

## Table 1. 100-Pin LQFP Pin Identification of the eZ80190 Device (Continued)



# **Register Map**

All on-chip peripheral registers are accessed in the I/O address space. All I/O operations employ 16-bit addresses. The upper byte of the 24-bit address bus is forced to 00h (ADDR[23:16] = 00h) during all I/O operations. All I/O operations using 16-bit addresses within the range of 80h to FFh are routed to the on-chip peripherals; where xx is any value from 00h to FFh. External I/O Chip Selects are not generated if the address space programmed for the I/O Chip Selects overlap the 80h to FFh address range.

**Note:** Registers at unused addresses within the to FFh range assigned ton-chip peripherals are not implemented EAD access to such addresses return unpredictable values and WRITE access produces no effectible 2 lists the register map for the eZ80190 device.

Address (hex)	Mnemonic	Name	Reset (hex)	CPU Access	Page No.
Program	nable Reload Cou				
80	TMR0_CTL	Timer 0 Control Register	00	R/W	35
81	TMR0_DR_L	Timer 0 Data Register—Low Byte	00	R	36
	TMR0_RR_L	Timer 0 Reload Register—Low Byte	00	W	37
82	TMR0_DR_H	Timer 0 Data Register—High Byte	00	R	36
	TMR0_RR_H	Timer 0 Reload Register—High Byte	00	W	38
83	TMR1_CTL	Timer 1 Control Register	00	R/W	35
84	TMR1_DR_L	Timer 1 Data Register—Low Byte	00	R	36
	TMR1_RR_L	Timer 1 Reload Register—Low Byte	00	W	37
85	TMR1_DR_H	Timer 1 Data Register—High Byte	00	R	36
	TMR1_RR_H	Timer 1 Reload Register—High Byte	00	W	38
86	TMR2_CTL	Timer 2 Control Register	00	R/W	35
87	TMR2_DR_L	Timer 2 Data Register—Low Byte	00	R	36
	TMR2_RR_L	Timer 2 Reload Register—Low Byte	00	W	37
88	TMR2_DR_H	Timer 2 Data Register—High Byte	00	R	36
	TMR2_RR_H	Timer 2 Reload Register—High Byte	00	W	38
89	TMR3_CTL	Timer 3 Control Register	00	R/W	35

#### Table 2. Register Map

zilog

When the Bus Enable bit (ENAB) is set to 0, the  $I^2C$  bus inputs SCLx. SDAx is ignored and the  $I^2C$  module does not respond to any address on the bus. When ENAB is set to 1, the  $I^2C$  responds to calls to its slave address and to the general call address if the GCE bit (I2Cx SAR[0]) is set to 1.

When the MASTER Mode Start bit (STA) is set to 1, the I<sup>2</sup>C enters MASTER mode and sends a START condition on the bus when the bus is free. If the STA bit is set to 1 when the I<sup>2</sup>C module is already in MASTER mode and one or more bytes are transmitted, then a repeated START condition is sent. If the STA bit is set to 1 when the I<sup>2</sup>C block is being accessed in SLAVE mode, the I<sup>2</sup>C completes the data transfer in SLAVE mode and then enters MASTER mode when the bus is released. The STA bit is automatically cleared after a START condition is set. Writing a 0 to this bit produces no effect.

If the MASTER Mode Stop bit (STP) is set to 1 in MASTER mode, a STOP condition is transmitted on the  $I^2C$  bus. If the STP bit is set to 1 in SLAVE mode, the  $I^2C$  module behaves as if a STOP condition is received, but no STOP condition is transmitted. If both STA and STP bits are set, the  $I^2C$  block first transmits the STOP condition (if in MASTER mode) and then transmits the START condition. The STP bit is cleared automatically. Writing a 0 to this bit produces no effect.

The I<sup>2</sup>C Interrupt Flag (IFLG) is set to 1 automatically when the device enters any of 30 of the possible 31 I<sup>2</sup>C states. The only state that does not set the IFLG bit is state F8h. If IFLG is set to 1 and the IEN bit is also set to 1, an interrupt is generated. When IFLG is set by the I<sup>2</sup>C, the Low period of the I<sup>2</sup>C bus clock line is stretched and the data transfer is suspended. When a 0 is written to IFLG, the interrupt is cleared and the I<sup>2</sup>C clock line is released.

When the I<sup>2</sup>C Acknowledge bit (ACK) is set to 1, an acknowledgement is sent during the Acknowledge clock pulse on the I<sup>2</sup>C bus if:

- Either the whole of a 7-bit slave address or the first or second byte of a 10-bit slave address is received
- The general call address is received and the General Call Enable bit in I2Cx\_SAR is set to 1
- A data byte is received in MASTER or SLAVE mode

When ACK is cleared to 0, a NACK is sent when a data byte is received in MASTER or SLAVE mode. If ACK is cleared to 0 in SLAVE TRANSMIT mode, the byte in the I2Cx\_DR register is presumed to be the last byte. After this byte is transmitted, the I<sup>2</sup>C block enters state C8h, then returns to the IDLE state. The I<sup>2</sup>C module does not respond to its slave address unless ACK is set.







Figure 21. Multiply-Accumulator Block Diagram

# **Multiply-Accumulator Basic Operation**

Figure 22 on page 115 displays a simplified view of the state progression of the MACC when performing calculation on a set of data. The progression begins in the upper left corner with a DATA bank containing the value EMPTY. The CPU loads the MACC control registers to define the next MACC calculation.

If the MACC is not busy with an existing calculation (EMPTY or DONE), the DATA and CALC banks are immediately swapped to initiate the new calculation. If the MACC is busy with an existing calculation, the DATA bank status changes to READY and waits for the MACC to complete the existing calculation. Then, the DATA and CALC banks are swapped to initiate the new calculation.

Assuming the DATA bank is EMPTY or READY when the MACC completes the new calculation, the CALC bank is swapped with the DATA bank. The CPU can then retrieve the result of the new calculation from the accumulator.

zilog

131

Table 67. MA	CC Con	trol Regis	ter			(MACC_		E7h)				
Bit		7	6	5	4	3	2	1	0			
Reset		0	0	0	0	0	0	0	0			
<b>CPU Access</b>		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Note: R/W = R	Read/Write	Э.										
Bit Position	Value	Descript	ion									
7	0	MACC in	terrupt i	s disable	ed.							
MACC_IE	1	The MAC defined. when it c	The MACC interrupt is enabled for the calculation currently being defined. The MACC generates an interrupt request to the CPU when it completes this calculation (DONE).									
6 NOISE	0	All NOIS	E bits ad	dded to t	he accu	mulator	using IN	_SHIFT	are 0.			
	1	All NOIS	E bits ad	dded to t	he accu	mulator	using IN	_SHIFT	are 1.			
[5:3] OUT_SHIFT	000	No right- Accumul DATA_O	shift is p ator regi UT[40:0	erforme isters by ] = MAC	d during the CPL C_ACx[	READs J. 39:0].	from the	MACC				
	001	Reads fro right-shif DATA_O	om the N ted by 1 UT[40:0	MACC A bit with )] = {2{M	ccumula a fill by t ACC_A0	tor regis he sign Cx[39]}, I	ters by t bit (msb MACC_/	he CPU = bit 39) ACx[38:1	are ). ]}.			
	010	Reads fro right-shif DATA_O	om the N ted by 2 UT[40:0	MACC A bits with )] = {3{M	ccumula n a fill by ACC_A0	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:2	are 9). 2]}.			
	011	Reads fro right-shif DATA_O	om the N ted by 3 UT[40:0	MACC A bits with )] = {4{M	ccumula n a fill by ACC_A0	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:3	are 9). 3]}.			
	100	Reads fro right-shif DATA_O	om the N ted by 4 UT[40:0	MACC A bits with )] = {5{M	ccumula n a fill by ACC_AC	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:4	are 9). !]}.			
	101	Reads fro right-shif DATA_O	om the N ted by 5 UT[40:0	MACC A bits with )] = {6{M	ccumula n a fill by ACC_AC	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:5	are 9). 5]}.			
	110	Reads fro right-shif DATA_O	om the N ted by 6 UT[40:0	MACC A bits with )] = {7{M	ccumula n a fill by ACC_A0	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:6	are 9). 6]}.			
	111	Reads fro right-shif DATA_O	om the N ted by 7 UT[40:0	MACC A bits with ] = {8{M	ccumula n a fill by ACC_A0	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:7	are 9). 7]}.			



1	32
	~

Bit	Value	Description
[2:0] IN_SHIFT	000	No left-shift is performed during writes to the MACC Accumulator registers by the CPU. MACC_ACx[39:0] = DATA_IN[39:0]
	001	Writes to the MACC Accumulator registers by the CPU are left- shifted by 1 bit with 1 NOISE bit filling the lsb. MACC_ACx[39:0] = {DATA_IN[38:0], NOISE}
	010	Writes to the MACC Accumulator registers by the CPU are left- shifted by 2 bits with repeated NOISE bits filling the lsbs. MACC_ACx[39:0] = {DATA_IN[37:0], 2{NOISE}}
	011	Writes to the MACC Accumulator registers by the CPU are left- shifted by 3 bits with repeated NOISE bits filling the lsbs. MACC_ACx[39:0] = {DATA_IN[36:0], 3{NOISE}}
	100	Writes to the MACC Accumulator registers by the CPU are left- shifted by 4 bits with repeated NOISE bits filling the lsbs. MACC_ACx[39:0] = {DATA_IN[35:0], 4{NOISE}}
	101	Writes to the MACC Accumulator registers by the CPU are left- shifted by 5 bits with repeated NOISE bits filling the lsbs. MACC_ACx[39:0] = {DATA_IN[34:0], 5{NOISE}}
	110	Writes to the MACC Accumulator registers by the CPU are left- shifted by 6 bits with repeated NOISE bits filling the lsbs. MACC_ACx[39:0] = {DATA_IN[33:0], 6{NOISE}}
	111	Writes to the MACC Accumulator registers by the CPU are left- shifted by 7 bits with repeated NOISE bits filling the lsbs. MACC_ACx[39:0] = {DATA_IN[32:0], 7{NOISE}}

## **MACC Accumulator Byte 0 Register**

The MACC\_AC0 register, listed in Table 68 on page 132, contains the LSB (bits 7:0) of the 40-bit MACC Accumulator.

Table 68. MACC Accumulator Byte 0 Register						(MACC_AC0 = E8h)			
Bit	7	6	5	4	3	2	1	0	
Reset	Х	Х	Х	Х	Х	Х	Х	Х	
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Note: X = Undefined	; R/W = Read/	Write.							

zilog

### 135

## **MACC Status Register**

The MACC STAT register, listed in Table 73, reflects the current status of the Multiply-Accumulator. Writing a value of 80h to the MACC STAT register when the CALC bank has completed its calculation (DONE) and the DATA register is not loaded with a new calculation (EMPTY) swaps the banks to allow the pending result to be retrieved.

The eZ80190 device uses two distinct numbered banks, banks 0 and 1. The value in bit 4 of the MACC STAT register indicates which of these two banks is currently accessible as the DATA bank. In general, there is no requirement for software to monitor which numbered bank is currently the DATA bank and which is the CALC bank.

Table 73. MACC Status Register				(MACC_STAT = EDh)						
Bit	7	6	5	4	3	2	1	0		
Reset	0	0	0	0	0	0	0	0		
CPU Access	W	/ R	R	R	R	R	R	R		
Note: R = Read; V	v = Write.									
Bit Position	Value	Descripti	on							
[7:5]	000	Reserved								
4 BANK	0	The current DATA bank is Bank 0. The current DATA bank is always reset to Bank 0 when both banks are EMPTY.								
	1	The current CALC bank is Bank 1.								
[3:2] CALC_STAT	00	The CALC bank is EMPTY. No calculation is set up for execution.								
	01	Invalid.								
	10	The CALC bank is IN PROGRESS. The MACC is currently executing on a data set.								
	11	The CALC bank is DONE. The MACC has completed execution of the operations defined by the CALC bank control registers. The result is stored in the CALC bank accumulator registers. The CALC bank must be swapped with the DATA bank to allow the CPU to access the result						ed ank oank apped e result.		

zilog .

Bit Position	Value	Description
[7:0] DMAx_SAR_L, DMAx_SAR_H, or DMAx_SAR_U	00h– FFh	The 2 sets of DMA Source address registers contain the memory location addresses for the source of the data transfer. The 24-bit addresses are returned by {DMAx_SAR_U, DMAx_SAR_H, DMAx_SAR_L}, where x is either 0 or 1.

## **DMA Destination Address Registers**

This group of registers holds the 24-bit address of the current destination memory location. Depending upon settings within the DMA Control registers' DMA\_CTL fields, the 24-bit address values can automatically be incremented, decremented, or unchanged following transfer of each byte of data. See Table 78.

# Table 78. DMA Destination Address Registers DMA0\_DAR\_L = F1h, DMA0\_DAR\_H = F2h, DMA0\_DAR\_U = F3h, DMA1\_DAR\_L = FAh, DMA1\_DAR\_H = FBh, DMA1\_DAR\_U = FCh

Bit	7	6	5	4	3	2	1	0	
Reset	Х	Х	Х	Х	Х	Х	Х	Х	
CPU Access	R/	W R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Note: X = Undefined	l; R/W = Re	ead/Write.							
Bit Position	Value	Descripti	on						
[7:0] DMAX_DAR_L, DMAX_DAR_H, or DMAX_DAR_U	00h– FFh	The 2 sets the memo data trans {DMAx_D is either 0	The 2 sets of DMA Destination address registers contain the memory location addresses for the destination of the data transfer. The 24-bit addresses are returned by {DMAx_DAR_U, DMAx_DAR_H, DMAx_DAR_L} where x is either 0 or 1.						

## **DMA Byte Count Registers**

The two pairs of DMA Byte Count registers, listed in Table 79 on page 145, contain the number of bytes to be transferred by the DMA channels. The 16-bit value, {DMAx\_BC\_H, DMAx\_BC\_L}, is decremented after each transfer. The DMA transfer is complete when the value decrements to 0000h. One to 65535 bytes can be transferred.

zilog

#### 150

## ZDI Single-Bit Byte Separator

Following each 8-bit ZDI data transfer, a single-bit byte separator is used. The ZDA pin should be forced High (1) prior to the ZCL rising edge for this 9<sup>th</sup> bit. For most ZDI operations, the ZDI register address automatically increments during this single-bit byte separator period. The same read or write operation as just completed can then be immediately performed on the next ZDI register. If a different operation or register address is required, a ZDI START signal during the byte separator bit can be used to terminate the previous read or write operation and signify initiation of a new ZDI register operation.

# **ZDI Register Addressing**

Following a START signal, the ZDI master must output the ZDI register address. All data transfers with the ZDI block use special ZDI registers. The ZDI control registers that reside in the ZDI register address space should not be confused with the eZ80190 device peripheral registers that reside in the I/O addressing space of the eZ80190 device.

Many locations in the ZDI control register address space are shared by two registers, one for Read Only access and one for Write Only access. As an example, a read from ZDI register address 00h returns the Product ID Low Byte while a write to this same location, 00h, stores the Low byte of one of the address match values used for generating break points.

The format for a ZDI address is seven bits of address, followed by one bit for read or write control, and completed by a single-bit byte separator in which ZDA must be 1. The data separator time period is used to allow the ZDI master to send a new ZDI START signal, if necessary. The ZDI executes a read or write operation depending on the state of the R/W bit (0 = write, 1 = read). Figure 30 displays the timing for address writes to ZDI registers.



Figure 30. ZDI Address Write Timing



## **Crystal Oscillator**

The eZ80190 device features an on-chip crystal oscillator that supplies clocks to the internal eZ80<sup>®</sup> CPU core, to peripherals, and to the external pin. The clock circuitry uses the three dedicated pins  $X_{IN}$ ,  $X_{OUT}$ , and PHI.

The external clock/oscillator ( $X_{IN}$ ) input features two clock-generation options.  $X_{IN}$  may be used to interface the internal oscillator to an external oscillator (see Figure 35). Typical circuit parameters are C1 = C2 = 10 pF and R = 1 M : using a parallel resonant crystal.

 $X_{IN}$  can also accept a CMOS-level clock input. The oscillator output ( $X_{OUT}$ ) connects the internal crystal oscillator to an external crystal oscillator. If an external clock is used,  $X_{OUT}$  should be left unconnected. The PHI pin, which drives the high-speed system clock, may be used to synchronize other peripherals to the eZ80190 device system clock.



Note: \*These values are typical values only. Actual values must be tuned for the crystal and the frequency of operation.

#### Figure 35. Crystal Oscillator



181

# **DC Characteristics**

Table 113 lists the Direct Current characteristics of the eZ80190 device.

## Table 113. DC Characteristics

		Standard Temperature Range = 0 °C to 70 °C		Exter Temperatu = -40 °Ct	nded ire Range o 105 °C		
Symbol	Parameter	Min	Max	Min	Max	Units	Conditions
V <sub>DD</sub>	Supply Voltage	3.0	3.6	3.0	3.6	V	
V <sub>IL</sub>	Low Level Input Voltage	-0.3	0.8V	-0.3	0.8V	V	
V <sub>IH</sub>	High Level Input Voltage	0.7xV <sub>DD</sub>	5.5	0.7xV <sub>DD</sub>	5.5	V	
V <sub>OL</sub>	Low Level Output Voltage		0.4		0.4	V	V <sub>DD</sub> = 3.0 V; I <sub>OL</sub> = 1 mA
V <sub>OH</sub>	High Level Output Voltage	2.4		2.4		V	V <sub>DD</sub> = 3.0 V; I <sub>OH</sub> = ,— mA
I <sub>IL</sub>	Input Leakage Current	-10	+10	-10	+10	FA	V <sub>DD</sub> = 3.6 V; V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> *
I <sub>TL</sub>	Tri-State Leakage Current	-10	+10	-10	+10	FA	V <sub>DD</sub> = 3.6 V
* This co	ndition excludes the Z	DA and ZCL p	oins, when a	driven Low, du	ue to the pre	sence of	on-chip pull-ups.

In the following pages, Figure 36 displays the typical current consumption of the eZ80190 device versus the number of WAIT states while operating 25 °C, 3.3 V, and with either a 1 MHz or 5 MHz system clock. Figure 37 displays the typical current consumption of the eZ80190 device versus the number of WAIT states while operating 25 °C, 3.3 V, and with either a 20 MHz or 50 MHz system clock. Figure 38 displays the typical current consumption of the eZ80190 device versus the system clock frequency while operating 25 °C, 3.3 V, and with either a 20 MHz or 50 MHz states. Figure 39 displays the typical current consumption of the eZ80190 device versus the system clock frequency while operating 25 °C, 3.3 V, and using 0, 2, or 7 WAIT states. Figure 39 displays the typical current consumption of the eZ80190 device versus the system clock frequency while operating at 3.3 V, 7 WAIT states, and with either a 5 MHz, 20 MHz, or 50 MHz system clock.



## **External I/O Read Timing**

Figure 42 and Table 117 display the timing for external I/O reads.



Figure 42. External I/O Read Timing

		Delay	Delay (ns)	
Parameter	Description	Min	Мах	
T <sub>1</sub>	Clock Rise to ADDR Valid Delay	_	10.2	
T <sub>2</sub>	Clock Rise to ADDR Hold Time	1.6		
T <sub>3</sub>	Input DATA Valid to Clock Rise Setup Time	0.0	_	
T <sub>4</sub>	DATA Hold Time from Clock Rise	5.0	_	
T <sub>5</sub>	Clock Rise to CSx Assertion Delay	3.0	10.5	
T <sub>6</sub>	Clock Rise to CSx Deassertion Delay	3.0	9.7	
T <sub>7</sub>	Clock Rise to IORQ Assertion Delay	2.1	10.3	
Т <sub>8</sub>	Clock Rise to IORQ Deassertion Delay	4.1	7.9	

## Table 117. External I/O Read Timing





Figure 44. Wait State Timing for Read Operations

## Wait State Timing for Write Operations

Figure 45 on page 192 displays the extension of the memory access signals using a single WAIT state for a write operation. The  $\overline{\text{WAIT}}$  signal is not delivered to a pin on the eZ80190 device and is displayed here for informational purposes only.