E·XFL

Zilog - EZ80190AZ050EG Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Active
Core Processor	eZ80
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	50MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	100-LQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/ez80190az050eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

zilog ₁₃

Pin No.	Symbol	Function	Signal Direction	Description
58	PB1	GPIO Port B	Input/Output	The PB1 pin can be used for GPIO. It can be individually programmed as an input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as an output, can be selected to be an open-drain or open-source output.
59	PB2	GPIO Port B	Input/Output	The PB2 pin can be used for GPIO. It can be individually programmed as an input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as an output, can be selected to be an open-drain or open-source output.
60	PB3	GPIO Port B	Input/Output	The PB3 pin can be used for GPIO. It can be individually programmed as an input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as an output, can be selected to be an open-drain or open-source output.
61	PB4	GPIO Port B	Input/Output	The PB4 pin can be used for GPIO. It can be individually programmed as an input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as an output, can be selected to be an open-drain or open-source output.
62	PB5	GPIO Port B	Input/Output	The PB5 pin can be used for GPIO. It can be individually programmed as an input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as an output, can be selected to be an open-drain or open-source output.
63	PB6	GPIO Port B	Input/Output	The PB6 pin can be used for GPIO. It can be individually programmed as an input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as an output, can be selected to be an open-drain or open-source output.

Table 1. 100-Pin LQFP Pin Identification of the eZ80190 Device (Continued)

zilog[°]

Register Map

All on-chip peripheral registers are accessed in the I/O address space. All I/O operations employ 16-bit addresses. The upper byte of the 24-bit address bus is forced to 00h (ADDR[23:16] = 00h) during all I/O operations. All I/O operations using 16-bit addresses within the range of 80h to FFh are routed to the on-chip peripherals; where xx is any value from 00h to FFh. External I/O Chip Selects are not generated if the address space programmed for the I/O Chip Selects overlap the 80h to FFh address range.

Note: Registers at unused addresses within the 80h to FFh range assigned to on-chip peripherals are not implemented. READ access to such addresses return unpredictable values and WRITE access produces no effect. Table 2 lists the register map for the eZ80190 device.

Address (hex)	Mnemonic	Name	Reset (hex)	CPU Access	Page No.
Program	nable Reload Cour				
80	TMR0_CTL	Timer 0 Control Register	00	R/W	35
81	TMR0_DR_L	Timer 0 Data Register—Low Byte	00	R	36
	TMR0_RR_L	Timer 0 Reload Register—Low Byte	00	W	37
82	TMR0_DR_H	Timer 0 Data Register—High Byte	00	R	36
	TMR0_RR_H	Timer 0 Reload Register—High Byte	00	W	38
83	TMR1_CTL	Timer 1 Control Register	00	R/W	35
84	TMR1_DR_L	Timer 1 Data Register—Low Byte	00	R	36
	TMR1_RR_L	Timer 1 Reload Register—Low Byte	00	W	37
85	TMR1_DR_H	Timer 1 Data Register—High Byte	00	R	36
	TMR1_RR_H	Timer 1 Reload Register—High Byte	00	W	38
86	TMR2_CTL	Timer 2 Control Register	00	R/W	35
87	TMR2_DR_L	Timer 2 Data Register—Low Byte	00	R	36
	TMR2_RR_L	Timer 2 Reload Register—Low Byte	00	W	37
88	TMR2_DR_H	Timer 2 Data Register—High Byte	00	R	36
	TMR2_RR_H	Timer 2 Reload Register—High Byte	00	W	38
89	TMR3_CTL	Timer 3 Control Register	00	R/W	35

Table 2. Register Map

Zilog¹₃

Data High Byte register. The Timer Data High Byte register value is latched when a read of the Timer Data Low Byte register occurs.

Note: The timer data registers and timer reload registers share the same address space.

Table 7. Timer Data High Byte Registers	(TMR0_DR	_H = 0082h,	TMR1_	DR_	_H = 0085h,
TMR2_DR_H = 0088h, TMR3_	DR_H = 008B	h, TMR4_DI	R_H = 0	08E	h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R
Note: R = Read	Only.							
Bit Position	Value	Descript	ion					
[7:0] TMR_DR_H	00h–FFh	These bits represent the High byte of the 2-byte timer data value, {TMRx_DR_H[7:0], TMRx_DR_L[7:0]}. Bit 7 is bit 15 most-significant bit (msb) of the 16-bit timer data value. Bit 0 is bit 8 of the 16-bit timer data value						

Timer Reload Low Byte Registers

The Timer Reload Low Byte registers, listed in Table 8, stores the most significant byte (MSB) of the 2-byte timer reload value. In CONTINUOUS mode, the timer reload value is reloaded into the timer upon end-of-count. When the RST_EN bit (TMRx_CTL[1]) is set to 1 to enable the automatic reload and restart function, the timer reload value is written to the timer on the next rising edge of the clock.

Note: *The timer data registers and timer reload registers share the same address space.*

Table 8. Timer Reload Low Byte Registers (TMR0_RR_L = 0081h, TMR1_RR_L = 0084h, TMR2_RR_L = 0087h, TMR3_RR_L = 008Ah, TMR4_RR_L = 008Dh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W
Note: W = Write Only.								

zilog

53	
$\mathbf{U}\mathbf{U}$	

Chip Select	CS <i>x</i> _CTL[3] CS <i>x</i> _EN	CSx_CTL[4] CSx_IO	CSx_LBR	CSx_UBR	Description
CS2	1	0	A0h	CFh	CS2 is enabled as a Memory Chip Select. Valid addresses range from A00000h to CFFFFFh.
CS3	1	0	D0h	FFh	CS3 is enabled as a Memory Chip Select. Valid addresses range from D00000h to FFFFFh.

Table 17. Register Values for Memory Chip Select Example (Continued)

I/O Chip Select Operation

I/O Chip Selects can only be active when the CPU is performing I/O instructions. Because the I/O space is separate from the memory space in the eZ80190 device, there can never be a conflict between I/O and memory addresses.

The I/O Chip Select logic decodes 8 bits from the address bus, ADDR[11:4]. Because the upper byte of the address bus, ADDR[23:16], is ignored, the I/O devices can always be accessed from within any memory mode (ADL or Z80). The MBASE offset value used for setting the Z80 MEMORY mode page is also always ignored.

Four I/O Chip Selects are available with the eZ80190 device. To generate a particular I/O Chip Select, the following conditions must be met:

- The Chip Select is enabled by setting CS_EN to 1
- The Chip Select is configured for I/O by setting CS_IO to 1
- An I/O Chip Select address match occurs—ADDR[11:4] = CSx_LBR[7:0]
- No higher-priority (lower-number) Chip Select meets the above conditions
- The lower byte of the I/O address is not within the on-chip peripheral address range of 80h to FFh. On-chip peripheral registers assume priority for all addresses where 80h ≤ ADDR[7:0] ≤ FFh
- An I/O instruction must be executing

If all of the foregoing conditions are met to generate an I/O Chip Select, then the following actions occur:

- A Chip Select— $\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$, or $\overline{CS3}$ —is activated (driven Low)
- The IORQ signal is activated (driven Low)

Zilog | 57

Bit Position	Value	Description
[7:0] CS_UBR	00h– FFh	This bit specifies the upper bound of the Chip Select address range. The upper byte of the address bus, ADDR[23:16], is compared to the values contained in these registers for determining if a Chip Select signal should be generated.

Chip Select x Control Register

The Chip Select *x* Control register, listed in Table 20, enables the Chip Selects, specifies the type of Chip Select, and sets the number of WAIT states. The reset state for the Chip Select 0 Control register is E8h, while the reset state for the 3 other Chip Select control registers is 00h.

Table 20. Chip Select x Control Register (CS0_CTL = AAh, CS1_CTL = ADh, CS2_CTL = B0h, CS3_CTL = B3h)

Bit	7	6	5	4	3	2	1	0
CS 0 Reset	1	1	1	0	1	0	0	0
CS 1 Reset	0	0	0	0	0	0	0	0
CS 2 Reset	0	0	0	0	0	0	0	0
CS 3 Reset	0	0	0	0	0	0	0	0
CPU Access	R/W							

Note: R/W = Read/Write.

D 14

Bit Position	Value	Description
[7:5]	000	0 WAIT states are inserted when this Chip Select is active.
CS_WAIT	001	1 WAIT state is inserted when this Chip Select is active.
	010	2 WAIT states are inserted when this Chip Select is active.
	011	3 WAIT states are inserted when this Chip Select is active.
	100	4 WAIT states are inserted when this Chip Select is active.
	101	5 WAIT states are inserted when this Chip Select is active.
	110	6 WAIT states are inserted when this Chip Select is active.
	111	7 WAIT states are inserted when this Chip Select is active.
4	0	An address match results in a Memory Chip Select.
CS_IO	1	An address match results in an I/O Chip Select.

zilog

Random Access Memory

The eZ80190 device features an 8 KBx8 single-port data Random Access Memory (RAM) for general-purpose use and a 1 KB x 8 dual-port static RAM for use with the Multiply-Accumulator unit. Both RAM spaces can be individually enabled or disabled, and can be relocated to the top of any 64KB page in memory. Data is passed to and from the two RAM spaces via the 8-bit data bus, DATA[7:0]. The dual-port MACC RAM can be used with the Multiply-Accumulator or as additional general-purpose RAM, if required. For details about using the MACC RAM with the Multiply-Accumulator, see MACC RAM on page 125.

The general-purpose data RAM occupies the memory addresses range {RAM_ADDR_U[7:0], E000h} to {RAM_ADDR_U[7:0], FFFFh}. The Multiply-Accumulator dual-port RAM occupies the address range {RAM_ADDR_U[7:0], DC00h} to {RAM_ADDR_U[7:0], DFFFh}. An example of the memory mapping for the two on-chip RAM spaces is displayed in Figure 10. In this example, the RAM Address Upper Byte register, RAM_ADDR_U, is set to 7Ah. Figure 10 is not drawn to scale, as RAM memories occupy only a very small fraction of the available 16 MB address space.



Figure 10. On-Chip RAM Memory Addressing Example

When enabled, on-chip RAM assumes priority over all Memory Chip Selects that may also be enabled in the same address space. If an address is generated in a range that is covered by both the RAM address space and a particular Memory Chip Select address space, the Memory Chip Select is not activated.

zilog

Universal Asynchronous Receiver/ Transmitter

The UART module implements all of the logic required to support asynchronous communications protocol. The module also implements two separate 16-byte FIFOs for both transmit and receive. A block diagram of the UART is displayed in Figure 12.



Figure 12. UART Block Diagram

The UART module provides the following asynchronous communications protocol related features/functions:

- 5, 6, 7 or 8-bit data transmission
- Even/odd or no parity bit generation and detection
- Start and stop bit generation and detection (supports up to two stop bits)
- Line break detection and generation
- Receiver overrun and framing error detection
- Logic and associated I/O to provide modem hand-shake capability



with a value of 0. READ/WRITE attributes, reset conditions, and bit descriptions of all UART registers are provided in this section.

UART Transmit Holding Register

If less than eight bits are programmed for transmission, the lower bits of the byte written to the UART Transmit Holding Register, listed in Table 26, are selected for transmission. The transmit FIFO is mapped at this address. You can write up to 16 bytes for transmission at one time to this address if the FIFO is enabled by the application. If the FIFO is disabled, this buffer is only one byte deep. These registers share the same address space as the UARTx RBR and BRGx DLR L registers.

Table 26	6. UART	Transmit	Holding	Registers
----------	---------	----------	---------	-----------

(UART0 THR = C0h, UART1 THR = D0h)

Bit		7	6	5	4	3	2	1	0	
Reset		Х	Х	Х	Х	Х	Х	Х	Х	
CPU Access		W	W	W	W	W	W	W	W	
Note: W = W	rite Only.									
Bit Position	Value	Value Description								
[7:0] TXD	00h– FFh	Trans	Transmit data byte.							

UART Receive Buffer Register

R

R

CPU Access

Note: R = Read Only.

The bits in this register reflect the data received. If less than eight bits are programmed for the receive function, the lower bits of the byte reflect the bits received, whereas upper unused bits are 0. The receive FIFO is mapped at this address. If the FIFO is disabled, this buffer is only one byte deep.

The registers in the UART Receive Buffer, listed in Table 27, share the same address space as the UARTx THR and BRGx DLR L registers.

R

R

R

Table 27. UART	(UART0_RBR = C0h, UART1_RBR = D0h								
Bit	7	6	5	4	3	2	1	0	-
Reset	0	0	0	0	0	0	0	0	-

R

R

R



In other words, arbitration is not allowed between:

- A repeated START condition and a data bit
- A STOP condition and a data bit
- A repeated START condition and a STOP condition

Clock Synchronization for Handshake

The Clock synchronizing mechanism can function as a handshake, enabling receivers to cope with fast data transfers, on either a byte or bit level. The byte level allows a device to receive a byte of data at a fast rate, but allows the device more time to store the received byte or to prepare another byte for transmission. Slaves hold the SCL line Low after reception and acknowledge the byte, forcing the master into a WAIT state until the slave is ready for the next byte transfer in a handshake procedure.

Operating Modes

Master Transmit

In MASTER TRANSMIT mode, the I²C transmits a number of bytes to a slave receiver.

The device enters MASTER TRANSMIT mode by setting the Master Mode Start bit (STA) bit in the I2Cx_CTL register to 1. The I²C then tests the I²C bus and transmits a START condition when the bus is free. When a START condition is transmitted, the IFLG bit is set to 1 and the status code in the I2Cx_SR register is 08h. Before this interrupt is serviced, the I2Cx_DR register must be loaded with either a 7-bit slave address or the first part of a 10-bit slave address, with the lsb cleared to 0 to specify TRANSMIT mode. The IFLG bit should now be cleared to 0 to prompt the transfer to continue.

After the 7-bit slave address (or the first part of a 10-bit address) plus the write bit are transmitted, the IFLG is set again. A number of status codes are possible in the I2Cx_SR register.

zilog

Code	I ² C State	Microprocessor Response	Next I ² C Action
28h	Data byte transmitted, ACK received	Write byte to DATA, clear IFLG	Transmit data byte, receive ACK
		Or set STA, clear IFLG	Transmit repeated START
		Or set STP, clear IFLG	Transmit STOP
		Or set STA & STP, clear IFLG	Transmit START then STOP
30h	Data byte transmitted, ACK not received	Same as code 28h	Same as code 28h
38h	Arbitration lost	Clear IFLG	Return to the IDLE state
		Or set STA, clear IFLG	Transmit START when bus free

Table 45. I²C Master Transmit Status Codes For Data Bytes

When all bytes are transmitted, the microprocessor should write a 1 to the Master Mode Stop bit (STP) bit in the I2Cx_CTL register. The I²C then transmits a STOP condition, clears the STP bit, and returns to the IDLE state.

Master Receive

In MASTER RECEIVE mode, the I²C receives a number of bytes from a slave transmitter.

After the START condition is transmitted, the IFLG bit is set to 1 and the status code 08h is loaded in the I2Cx_SR register. The I2Cx_DR register should be loaded with the slave address (or the first part of a 10-bit slave address), with the lsb set to 1 to signify a READ. The IFLG bit should be cleared to 0 as a prompt for the transfer to continue.

When the 7-bit slave address (or the first part of a 10-bit address) and the read bit are transmitted, the IFLG bit is set and one of the status codes listed in Table 46 on page 101 is contained in the I2Cx_SR register.

zilog

128

Table 60. MACC x DATA Starting Address Register (MACC_xSTART = E0h) (Continued) Reset 0 0 0 0 0 0 0 0 R/W **CPU Access** R/W R/W R/W R/W R/W R/W R/W Note: R/W = Read/Write. Bit Position Value Description [7:0] 00h-The starting address for MACC RAM x DATA. MACC_xSTART FFh

MACC x DATA Ending Address Register

The MACC_xEND register, listed in Table 61, defines the ending address for the MACC to read 16-bit values from the *x* DATA for performing its calculations.

Table 61. MACC x DATA Ending Address Register(MACC_xEND = E1h)										
Bit		7	6	5	4	3	2	1	0	
Reset		0	0	0	0	0	0	0	0	
CPU Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Note: R/W = Read	d/Write.									
Bit Position	Value	Desc	cription							
[7:0] MACC_xEND	00h– FFh	The	ending a	iddress f	or MAC	CRAM	K DATA.			

MACC x DATA Reload Address Register

The MACC_xRELOAD register, listed in Table 62, defines the reload address within the *x* data of MACC RAM. When the *x* data address increments to the value in the MACC_xEND register, the next *x* data address is taken from this MACC_xRELOAD register.

Table 62. MACC X DATA Reload Address Register (MACC_XRELOAD = E2
--

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W							
Note: R/W = Read/Write.								

zilog

131

Table 67. MA		(MACC_CTL = E7h)									
Bit		7	6	5	4	3	2	1	0		
Reset		0	0	0	0	0	0	0	0		
CPU Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Note: R/W = R	Read/Write	Э.									
Bit Position	Value	Descript	ion								
7	0	MACC in	terrupt i	s disable	ed.						
MACC_IE	1	The MAC defined. when it c	CC interr The MA complete	rupt is er CC gene s this ca	nabled fo erates ar llculation	or the cal interrup (DONE	lculation ot reques).	currentl st to the	y bein CPU		
6	0	All NOIS	E bits ad	dded to t	he accu	mulator	using IN	_SHIFT	are 0.		
NOISE	1	All NOIS	All NOISE bits added to the accumulator using IN_SHIFT are 1.								
[5:3] OUT_SHIFT	000	No right- Accumul DATA_O	shift is p ator regi UT[40:0	erforme isters by] = MAC	d during the CPL C_ACx[READs J. 39:0].	from the	MACC			
	001	Reads fro right-shif DATA_O	om the N ted by 1 UT[40:0	MACC A bit with)] = {2{M	ccumula a fill by t ACC_A0	tor regis he sign Cx[39]}, I	ters by t bit (msb MACC_/	he CPU = bit 39) ACx[38:1	are).]}.		
	010	Reads fro right-shif DATA_O	om the N ted by 2 UT[40:0	MACC A bits with)] = {3{M	ccumula n a fill by ACC_A0	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:2	are 9). 2]}.		
	011	Reads fro right-shif DATA_O	om the N ted by 3 UT[40:0	MACC A bits with)] = {4{M	ccumula n a fill by ACC_A0	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:3	are 9). 3]}.		
	100	Reads fro right-shif DATA_O	om the N ted by 4 UT[40:0	MACC A bits with)] = {5{M	ccumula n a fill by ACC_AC	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:4	are 9). !]}.		
	101	Reads fro right-shif DATA_O	om the N ted by 5 UT[40:0	MACC A bits with)] = {6{M	ccumula n a fill by ACC_AC	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:5	are 9). 5]}.		
	110	Reads fro right-shif DATA_O	om the N ted by 6 UT[40:0	MACC A bits with)] = {7{M	ccumula n a fill by ACC_A0	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:6	are 9). 6]}.		
	111	Reads fro right-shif DATA_O	om the N ted by 7 UT[40:0	MACC A bits with] = {8{M	ccumula n a fill by ACC_A0	tor regis the sign Cx[39]}, I	ters by t bit (ms MACC_/	he CPU b = bit 39 ACx[38:7	are 9). 7]}.		

zilog ₁₃₃

Bit Position	Value	Description
[7:0] MACC_AC0	00h– FFh	MACC Accumulator bits 7:0.

MACC Accumulator Byte 1 Register

The MACC_AC1 register, listed in Table 69, contains bits 15:8 of the 40-bit MACC Accumulator.

Table 69. MACC		(MACC_AC1 = E9h)							
Bit	7		6	5	4	3	2	1	0
Reset	Х		Х	Х	Х	Х	Х	Х	Х
CPU Access	R/	N	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: X = Undefine	ed; R/W = Re	ead/	Write.						
Bit Position	Value	De	escriptio	on					
[7:0] MACC_AC1	00h– FFh	M	MACC Accumulator bits 15:8.						

MACC Accumulator Byte 2 Register

The MACC_AC2 register, listed in Table 70, contains bits 23:16 of the 40-bit MACC Accumulator.

Table 70. MACC	(MACC_AC2 = EAh)									
Bit	7		6	5	4	3	2	1	0	
Reset	Х		Х	Х	Х	Х	Х	Х	Х	
CPU Access	R/\	Ν	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Note: X = Undefine	ed; R/W = Re	ad/	Write.							
Bit Position	Value	De	escriptio	on						
[7:0] MACC_AC2	00h– FFh	M	MACC Accumulator bits 23:16.							

zilog ₁₄₂

DMA Channel Priorities

In all operating mode combinations, DMA Channel 0 is prioritized higher than DMA Channel 1. If Channel 0 is configured for BURST mode operation, Channel 0 completes its entire block transfer before Channel 1 begins its transfer.

When both channels are configured for CYCLE-STEAL mode, the 2 DMA channels alternate stealing execution cycles from the CPU. First, DMA Channel 0 performs a cycle-steal single-byte transfer then releases the bus to the CPU for the next 8 clock cycles. Then, DMA channel 1 requests the bus and gains access to pass one of its bytes. After DMA channel 1 completes the transfer of its byte, control is returned to the CPU for another 8 clock cycles. This process repeats until one or both of the DMA channels complete the transfer of all required bytes.

If DMA channel 0 is programmed in CYCLE-STEAL mode and DMA channel 1 is programmed in BURST mode, DMA channel 1 is not allowed to transfer its data until DMA channel 0 completes its entire transfer.

DMA Interrupts

Each DMA controller can generate an interrupt request to the CPU when its memory transfer is complete. The DMA interrupts are enabled by setting bit 6 in the DMA Control register (either DMA0_CTL or DMA1_CTL) to 1. The default operation is for the DMA interrupts to be disabled. Each DMA channel is capable of generating an interrupt when its 16-bit data byte transfer counter register reaches its terminal count of 0000h. The interrupts are cleared by resetting the DMA_EN bit field in the DMA Control registers to disable the DMA channel that is generating the input. Clearing the interrupt enable bit (DMAx_CTL[6] = IRQ_DMA) does not clear the interrupt to the CPU after it is set.

DMA Control Registers

Table 76 lists the control registers used by the DMA controller. These registers are accessed by the CPU using I/O instructions.

Name	Description	CPU Access	Reset Value	Register Address
DMA0_SAR_L	DMA0 Source Address Low Byte register	R/W	XX	EEh
DMA0_SAR_H	DMA0 Source Address High Byte register	R/W	XX	EFh
DMA0_SAR_U	DMA0 Source Address Upper Byte register	R/W	XX	F0h

Table 76. DMA Registers

zilog

ZDI Register Name	ZDI Register Function	Reset Value	Page #
ZDI_ID_L	$eZ80^{ earrow earro$	05h	163
ZDI_ID_H	eZ80 Product ID High Byte register	00h	163
ZDI_ID_REV	eZ80 Product ID Revision register	XXh	164
ZDI_STAT	Status register	00h	164
ZDI_RD_L	Read Memory Address Low Byte register	XXh	165
ZDI_RD_H	Read Memory Address High Byte register	XXh	165
ZDI_RD_U	Read Memory Address Upper Byte register	XXh	165
ZDI_RD_MEM	Read Memory Data Value	XXh	166
	ZDI Register NameZDI_ID_LZDI_ID_HZDI_ID_REVZDI_STATZDI_RD_LZDI_RD_HZDI_RD_UZDI_RD_UZDI_RD_MEM	ZDI Register NameZDI Register FunctionZDI_ID_LeZ80® Product ID Low Byte registerZDI_ID_HeZ80 Product ID High Byte registerZDI_ID_REVeZ80 Product ID Revision registerZDI_STATStatus registerZDI_RD_LRead Memory Address Low Byte registerZDI_RD_HRead Memory Address High Byte registerZDI_RD_HRead Memory Address Upper Byte registerZDI_RD_URead Memory Address Upper Byte 	ZDI Register NameZDI Register FunctionReset ValueZDI_ID_LeZ80® Product ID Low Byte register05hZDI_ID_HeZ80 Product ID High Byte register00hZDI_ND_REVeZ80 Product ID Revision registerXXhZDI_STATStatus register00hZDI_RD_LRead Memory Address Low Byte registerXXhZDI_RD_HRead Memory Address High ByteXXhZDI_RD_HRead Memory Address Upper Byte registerXXhZDI_RD_URead Memory Data ValueXXh

Table 82. ZDI Read Only Registers

ZDI Register Definitions

ZDI Address Match Registers

The four sets of address match registers are used for setting the addresses for generating break points. When the accompanying BRK_ADDRX bit is set in the ZDI Break Control register to enable the particular address match, the current eZ80190 device address is compared with the 3-byte address set, {ZDI_ADDRx_U, ZDI_ADDRx_H, ZDI_ADDR_x_L}. If the CPU is operating in ADL mode, the address is provided by ADDR[23:0]. If the CPU is operating in Z80[®] mode, the address is provided by {MBASE[7:0], ADDR[15:0]}. If a match is found, ZDI issues a break to the eZ80190 device placing the processor in ZDI mode pending further instructions from the ZDI interface block. If the address is not the first op-code fetch, the ZDI break is executed at the end of the instruction in which it is executed. There are four sets of address match registers. They can be used in conjunction with each other to break on branching instructions.

Note: Due to pipelining functions within the CPU, if the ZDI match address is placed 1 or 2 bytes after completion of a repeating instruction (such as LDIR), the break is issued following completion of only a single cycle of the repeat. When execution is resumed, the repeating instruction completes as required.

zilog .

Hex Value	e Command	Hex Value	Command
0A	Exchange CPU register sets $AF \leftarrow AF'$ $BC \leftarrow BC'$ $DE \leftarrow DE'$ $HL \leftarrow HL'$	8A	Reserved
0B	Read memory from current PC value, increment PC	8B	Write memory from current PC value, increment PC
Note:	The CPU's alternate register set (A', F', B programmer must execute the exchange i CPU register set.	', C', D', E nstruction	C, HL') cannot be read directly. The ZDI (EXX) to gain access to the alternate

Table 86. ZDI Read/Write Control Register Functions

(ZDI_RW_CTL = 16h) (Continued)

 $(ZDI_IS4 = 21h, ZDI_IS3 = 22h, ZDI_IS2 = 23h,$

Instruction Store 4:0 Registers

 Table 87. Instruction Store 4:0 Registers

The ZDI Instruction Store registers, listed in Table 87, are located in the ZDI Register Write Only address space. They can be written with instruction data for direct execution by the CPU. When the ZDI_ISO register is written, the eZ80190 device exits the ZDI BREAK mode and executes a single instruction. The Op Codes and operands for the instruction are received from these Instruction Store registers. Instruction Store Register 0 is the first byte fetched, followed by Instruction Store registers 1, 2, 3 and 4, as necessary. Only the bytes the processor requires to execute the instruction must be stored in these registers. Some eZ80[®] CPU instructions, when combined with the MEMORY mode suffixes (.SIS, .SIL, .LIS, or .LIL), require 6 bytes to operate. These 6-byte instructions cannot be executed directly using the ZDI Instruction Store registers.

Note: The Instruction Store 0 register resides at a higher ZDI address than the other Instruction Store registers. This feature allows the use of the ZDI auto-address increment function to load up and execute an instruction with a single data stream from the ZDI master.

ZDI_IS1 = 24h, ZDI_IS0 = 25h)								
Bit	7	6	5	4	3	2	1	0
Reset	Х	Х	Х	Х	Х	Х	Х	Х
CPU Access	W	W	W	W	W	W	W	W

Note: X = Undefined; W = Write.



181

DC Characteristics

Table 113 lists the Direct Current characteristics of the eZ80190 device.

Table 113. DC Characteristics

		Standard Temperature Range = 0 °C to 70 °C		Extended Temperature Range = -40 °Cto 105 °C			
Symbol	Parameter	Min	Max	Min	Max	Units	Conditions
V _{DD}	Supply Voltage	3.0	3.6	3.0	3.6	V	
V _{IL}	Low Level Input Voltage	-0.3	0.8V	-0.3	0.8V	V	
V _{IH}	High Level Input Voltage	0.7xV _{DD}	5.5	0.7xV _{DD}	5.5	V	
V _{OL}	Low Level Output Voltage		0.4		0.4	V	V _{DD} = 3.0 V; I _{OL} = 1 mA
V _{OH}	High Level Output Voltage	2.4		2.4		V	V _{DD} = 3.0 V; I _{OH} = ,— mA
I _{IL}	Input Leakage Current	-10	+10	-10	+10	μA	V_{DD} = 3.6 V; V_{IN} = V_{DD} or V_{SS}^*
I _{TL}	Tri-State Leakage Current	-10	+10	-10	+10	μA	V _{DD} = 3.6 V
* This co	ndition excludes the Z	DA and ZCL p	oins, when a	driven Low, du	ue to the pre	sence of	on-chip pull-ups.

In the following pages, Figure 36 displays the typical current consumption of the eZ80190 device versus the number of WAIT states while operating 25 °C, 3.3 V, and with either a 1 MHz or 5 MHz system clock. Figure 37 displays the typical current consumption of the eZ80190 device versus the number of WAIT states while operating 25 °C, 3.3 V, and with either a 20 MHz or 50 MHz system clock. Figure 38 displays the typical current consumption of the eZ80190 device versus the system clock frequency while operating 25 °C, 3.3 V, and with either a 20 MHz or 50 MHz states. Figure 39 displays the typical current consumption of the eZ80190 device versus the system clock frequency while operating 25 °C, 3.3 V, and using 0, 2, or 7 WAIT states. Figure 39 displays the typical current consumption of the eZ80190 device versus the system clock frequency while operating at 3.3 V, 7 WAIT states, and with either a 5 MHz, 20 MHz, or 50 MHz system clock.

zilog

186

Table 115. External Read Timing (Continued)

		Delay (ns)	
Parameter	Description	Min.	Max.
T ₈	Clock Rise to MREQ Deassertion Delay	1.6	6.9
T ₉	Clock Rise to RD Assertion Delay	3.0	9.8
T ₁₀	Clock Rise to RD Deassertion Delay	2.5	7.1

External Memory Write Timing

Figure 41 and Table 116 on page 187 display the timing for external writes.









Packaging

Figure 48 displays the 100-pin LQFP (also called the VQFP) package for the eZ80190 device.



Figure 48. 100-Pin LQFP Package

PS006614-1208

Baud Rate Generator output 63 bidirectional serial protocol 148 BI—see Break condition 80 **BI—see Break Indication 80** bit generation and detection, parity 67 bit generation and detection, start 67 bit generation and detection, stop 67 Bit Manipulation Instructions 167 block data transfer 140 Block Diagram 2 Block Transfer and Compare Instructions 168 Break Indication 70, 80 break signal 69, 77 **BRG** 63 BRG clock 69 BRG clock divisor ratio 65 BRG counter 63, 64, 65 BRG Divisor Latch 63, 64, 65 BRG Divisor Latch registers 63 BRG Divisor Latch Registers—High Byte 65 BRG Divisor Latch Registers—Low Byte 64 BRG divisor registers 63 BRG divisor value 63, 64, 65, 66 BRG output frequency 63 BRGx 63 BRGx DLR H 63, 64, 65 BRGx DLR H register 74 BRGx DLR L 63, 64, 65 BRGx DLR L register 65, 73 BURST mode 140, 141, 142, 145 bus arbitration 92, 96 **Bus Arbitration Overview 92**

Bus Clock Speed 111 Bus Enable bit 107 bus request signal 22 **BUSACK 20 BUSREQ 20, 22** Byte Format 93 byte transfer 92, 93, 97 byte transfer, cycle-steal 142

С

C register 116 CALC Bank 118 CALC bank 114, 116, 117, 119, 121, 124, 127, 134, 135 calc stat field 117 CGE bit 103 Characteristics, electrical Absolute maximum ratings 180 **Chip Select Registers 55** Chip Select signal 51, 56, 57 Chip Select signals, external 60 Chip Select x Lower Bound Register 55 Chip Select x Upper Bound Register 56 Chip Select/Wait State Generator block 6, 7, 8, 9, 10 Chip Select/Wait State Generator, Register Map 25 Chip Selects, external I/O 23 Chip Selects, I/O 50, 53, 55, 56 Chip Selects, Memory 50 Clear to Send 16, 19, 82 Clear to Send, Delta Status Change of 82 **Clock Divider 34** clock divider 35, 85, 111 clock divider ratio 32 clock frequency 32 clock frequency, 16X 71 clock frequency, 50-MHz external 197 clock frequency, eZ80 CPU 148 clock generator 62, 84

automatic reload 35, 36, 37, 38

Baud Rate Generator Functional Descrip-

Baud Rate Generator 63

В

tion 63

Product Specification

eZ80190

199