E·XFL

NXP USA Inc. - KMSC7119VM1200 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

| Product Status | Obsolete |
|-------------------------|--|
| Туре | Fixed Point |
| Interface | Host Interface, I ² C, UART |
| Clock Rate | 300MHz |
| Non-Volatile Memory | ROM (8kB) |
| On-Chip RAM | 464kB |
| Voltage - I/O | 3.30V |
| Voltage - Core | 1.20V |
| Operating Temperature | -40°C ~ 105°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 400-LFBGA |
| Supplier Device Package | 400-LFBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmsc7119vm1200 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

| 1 | Pin Assignments | | | | |
|---|-----------------|------------------------------------|--|--|--|
| | 1.1 | MAP-BGA Ball Layout Diagrams | | | |
| | 1.2 | Signal List By Ball Location | | | |
| 2 | Elect | rical Characteristics17 | | | |
| | 2.1 | Maximum Ratings | | | |
| | 2.2 | Recommended Operating Conditions | | | |
| | 2.3 | Thermal Characteristics | | | |
| | 2.4 | DC Electrical Characteristics | | | |
| | 2.5 | AC Timings | | | |
| 3 | Hard | ware Design Considerations41 | | | |
| | 3.1 | Thermal Design Considerations | | | |
| | 3.2 | Power Supply Design Considerations | | | |
| | 3.3 | Estimated Power Usage Calculations | | | |
| | 3.4 | Reset and Boot | | | |
| | 3.5 | DDR Memory System Guidelines | | | |
| 4 | Order | ring Information | | | |
| 5 | Packa | age Information | | | |
| 6 | Produ | uct Documentation | | | |
| 7 | Revis | ion History | | | |
| | | | | | |

List of Figures

| Figure 1. | MSC7119 Block Diagram |
|-----------|---|
| Figure 2. | MSC7119 Molded Array Process-Ball Grid Array |
| | (MAP-BGA), Top View 4 |
| Figure 3. | MSC7119 Molded Array Process-Ball Grid Array |
| | (MAP-BGA), Bottom View 5 |
| Figure 4. | Timing Diagram for a Reset Configuration Write 25 |
| Figure 5. | DDR DRAM Input Timing Diagram |
| Figure 6. | DDR DRAM Output Timing Diagram |
| Figure 7. | DDR DRAM AC Test Load |
| | |

| Figure 8. | TDM Receive Signals |
|------------|--|
| Figure 9. | TDM Transmit Signals 29 |
| Figure 10. | Ethernet Receive Signal Timing |
| Figure 11. | Ethernet Receive Signal Timing |
| Figure 12. | Asynchronous Input Signal Timing |
| Figure 13. | Serial Management Channel Timing |
| Figure 14. | Read Timing Diagram, Single Data Strobe |
| Figure 15. | Read Timing Diagram, Double Data Strobe |
| Figure 16. | Write Timing Diagram, Single Data Strobe |
| Figure 17. | Write Timing Diagram, Double Data Strobe |
| Figure 18. | Host DMA Read Timing Diagram, HPCR[OAD] = 035 |
| Figure 19. | Host DMA Write Timing Diagram, HPCR[OAD] = 035 |
| Figure 20. | I2C Timing Diagram |
| Figure 21. | UART Input Timing |
| Figure 22. | UART Output Timing |
| Figure 23. | EE Pin Timing |
| Figure 24. | EVNT Pin Timing |
| Figure 25. | GPI/GPO Pin Timing |
| Figure 26. | Test Clock Input Timing Diagram |
| Figure 27. | Boundary Scan (JTAG) Timing Diagram 40 |
| Figure 28. | Test Access Port Timing Diagram 40 |
| Figure 29. | TRST Timing Diagram 40 |
| Figure 30. | Voltage Sequencing Case 1 |
| Figure 31. | Voltage Sequencing Case 2 44 |
| Figure 32. | Voltage Sequencing Case 3 45 |
| Figure 33. | Voltage Sequencing Case 4 46 |
| Figure 34. | Voltage Sequencing Case 5 47 |
| Figure 35. | PLL Power Supply Filter Circuits |
| Figure 36. | SSTL Termination Techniques |
| Figure 37. | SSTL Power Value |

NP

ssignments

1 Pin Assignments

This section includes diagrams of the MSC7119 package ball grid array layouts and pinout allocation tables.

1.1 MAP-BGA Ball Layout Diagrams

Top and bottom views of the MAP-BGA package are shown in Figure 2 and Figure 3 with their ball location index numbers.







Pin Assignments



Figure 3. MSC7119 Molded Array Process-Ball Grid Array (MAP-BGA), Bottom View



| | Signal Names | | | | | | |
|--------|------------------|--------------------------|----------------------|-------------|----------|------------|--|
| Number | | S | Software Controlle | ed | Hardware | Controlled | |
| | End of Reset | GPI Enabled (Default) | Interrupt Enabled | GPO Enabled | Primary | Alternate | |
| B14 | | | Ν | IC | | | |
| B15 | BM2 | GF | PID7 | GPOD7 | res | erved | |
| B16 | | | Ν | IC | | | |
| B17 | | | Ν | IC | | | |
| B18 | | | Ν | IC | | | |
| B19 | | | Ν | IC | | | |
| B20 | | | Ν | IC | | | |
| C1 | | | D | 24 | | | |
| C2 | | | D | 30 | | | |
| C3 | | | D | 25 | | | |
| C4 | | | C | S1 | | | |
| C5 | | | DC | QM3 | | | |
| C6 | | DQM0 | | | | | |
| C7 | | DQS1 | | | | | |
| C8 | | RAS | | | | | |
| C9 | | CAS | | | | | |
| C10 | | GPIC5 | | GPOC5 | н | D13 | |
| C11 | | GPIC1 GPOC1 HD9 | | | | | |
| C12 | | rese | erved | | Н | ID3 | |
| C13 | | | ١ | IC | | | |
| C14 | | | Ν | IC | | | |
| C15 | | | ١ | IC | | | |
| C16 | | | Ν | IC | | | |
| C17 | | | Ν | IC | | | |
| C18 | | NC | | | | | |
| C19 | | NC | | | | | |
| C20 | | NC | | | | | |
| D1 | | V _{DDM} | | | | | |
| D2 | | D28 | | | | | |
| D3 | | | D | 27 | | | |
| D4 | | | G | ND | | | |
| D5 | | | V | DDM | | | |
| D6 | | | V | DDM | | | |
| D7 | | | V | DDM | | | |
| D8 | | | V | DDM | | | |
| D9 | V _{DDM} | | | | | | |

Table 1. MSC7119 Signals by Ball Designator (continued)



| | Signal Names | | | | | | | |
|--------|---------------------|--------------------------|----------------------|-------------|----------|------------|--|--|
| Number | | S | Software Controlle | d | Hardware | Controlled | | |
| | End of Reset | GPI Enabled (Default) | Interrupt Enabled | GPO Enabled | Primary | Alternate | | |
| F6 | | | V _D | DC | | | | |
| F7 | | | GI | ND | | | | |
| F8 | | GND | | | | | | |
| F9 | | | GI | ND | | | | |
| F10 | | | V _D | DM | | | | |
| F11 | | | V _D | DM | | | | |
| F12 | | | GI | ND | | | | |
| F13 | | | GI | ND | | | | |
| F14 | | | GI | ND | | | | |
| F15 | | | V _D | DIO | | | | |
| F16 | | | V _D | DC | | | | |
| F17 | | | V _D | DC | | | | |
| F18 | | | N | С | | | | |
| F19 | | | N | с | | | | |
| F20 | NC | | | | | | | |
| G1 | GND | | | | | | | |
| G2 | | D13 | | | | | | |
| G3 | | GND | | | | | | |
| G4 | V _{DDM} | | | | | | | |
| G5 | | | VD | DM | | | | |
| G6 | | GND | | | | | | |
| G7 | GND | | | | | | | |
| G8 | | GND | | | | | | |
| G9 | GND | | | | | | | |
| G10 | GND | | | | | | | |
| G11 | GND | | | | | | | |
| G12 | | | GI | ND | | | | |
| G13 | GND | | | | | | | |
| G14 | GND | | | | | | | |
| G15 | - V _{DDIO} | | | | | | | |
| G16 | V _{DDIO} | | | | | | | |
| G17 | | | V _D | DC | | | | |
| G18 | | | N | С | | | | |
| G19 | | | N | с | | | | |
| G20 | | | N | с | | | | |
| H1 | D14 | | | | | | | |

Table 1. MSC7119 Signals by Ball Designator (continued)



ssignments

| | | Names | | | | | | | | |
|--------|------------------|--------------------------|----------------------|-------------|----------|------------|--|--|--|--|
| Number | | S | Software Controlle | d | Hardware | Controlled | | | | |
| | End of Reset | GPI Enabled (Default) | Interrupt Enabled | GPO Enabled | Primary | Alternate | | | | |
| R6 | | | V _D | DM | | | | | | |
| R7 | | | GI | ND | | | | | | |
| R8 | | V _{DDM} | | | | | | | | |
| R9 | | | GI | ND | | | | | | |
| R10 | | | VD | DM | | | | | | |
| R11 | | | GI | ND | | | | | | |
| R12 | | | GI | ND | | | | | | |
| R13 | | | V _D | DIO | | | | | | |
| R14 | | | GI | ND | | | | | | |
| R15 | | | V _D | DIO | | | | | | |
| R16 | | | V _D | DIO | | | | | | |
| R17 | | | V _C | DC | | | | | | |
| R18 | | | т | 00 | | | | | | |
| R19 | | rese | erved | | EE0/D | BREQ | | | | |
| R20 | TESTO | | | | | | | | | |
| T1 | V _{DDM} | | | | | | | | | |
| T2 | | D20 | | | | | | | | |
| Т3 | | D22 | | | | | | | | |
| T4 | | V _{DDM} | | | | | | | | |
| T5 | | V _{DDM} | | | | | | | | |
| T6 | | | V _D | DC | | | | | | |
| T7 | | V _{DDM} | | | | | | | | |
| Т8 | | V _{DDM} | | | | | | | | |
| Т9 | | | V _D | DC | | | | | | |
| T10 | | | VD | DM | | | | | | |
| T11 | | | VD | DM | | | | | | |
| T12 | | | V _D | DIO | | | | | | |
| T13 | | | V _D | DIO | | | | | | |
| T14 | | Volida | | | | | | | | |
| T15 | | | V _D | DIO | | | | | | |
| T16 | | | V _D | DC | | | | | | |
| T17 | | | V _D | DC | | | | | | |
| T18 | | rese | erved | | M | DIO | | | | |
| T19 | | | Т | ЛS | | | | | | |
| T20 | | | HRE | SET | | | | | | |
| U1 | | | GI | ND | | GND | | | | |

Table 1. MSC7119 Signals by Ball Designator (continued)

2.5 AC Timings

This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC timings are based on a 30 pF load, except where noted otherwise, and a 50 Ω transmission line. For any additional pF, use the following equations to compute the delay:

- Standard interface: $2.45 + (0.054 \times C_{load})$ ns
- DDR interface: $1.6 + (0.002 \times C_{load})$ ns

2.5.1 Clock and Timing Signals

The following tables describe clock signal characteristics. **Table 6** shows the maximum frequency values for internal (core, reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see **Section 2.5.2** for the allowable ranges when using the PLL).

Table 6. Maximum Frequencies

| Characteristic | Maximum in MHz |
|--|----------------|
| Core clock frequency (CLOCK) | 300 |
| External output clock frequency (CLKO) | 75 |
| Memory clock frequency (CK, CK) | 150 |
| TDM clock frequency (TxRCK, TxTCK) | 50 |

Table 7. Clock Frequencies in MHz

| Characteristic | Symbol | Min | Мах |
|---|--------------------|-----|-----|
| CLKIN frequency | F _{CLKIN} | 10 | 100 |
| CLOCK frequency | F _{CORE} | — | 300 |
| CK, CK frequency | F _{СК} — | | 150 |
| TDMxRCK, TDMxTCK frequency | F _{TDMCK} | — | 50 |
| CLKO frequency | F _{ско} | — | 75 |
| AHB/IPBus/APB clock frequency | F _{BCK} | — | 150 |
| Note: The rise and fall time of external clocks should be 5 ns maximum | | | |

Table 8. System Clock Parameters

| Characteristic | Min | Мах | Unit |
|---------------------------------------|-----|------|------|
| CLKIN frequency | 10 | 100 | MHz |
| CLKIN slope | — | 5 | ns |
| CLKIN frequency jitter (peak-to-peak) | — | 1000 | ps |
| CLKO frequency jitter (peak-to-peak) | — | 150 | ps |



rical Characteristics

2.5.4 DDR DRAM Controller Timing

This section provides the AC electrical characteristics for the DDR DRAM interface.

2.5.4.1 DDR DRAM Input AC Timing Specifications

Table 17 provides the input AC timing specifications for the DDR DRAM interface.

Table 17. DDR DRAM Input AC Timing

| No. | Parameter | Symbol | Min | Max | Unit | | |
|--------|--|-----------------|-------------------------|-------------------------|------|--|--|
| | AC input low voltage | V _{IL} | _ | V _{REF} – 0.31 | V | | |
| _ | AC input high voltage | | V _{REF} + 0.31 | V _{DDM} + 0.3 | V | | |
| 201 | Maximum Dn input setup skew relative to DQSn input | — | — | 900 | ps | | |
| 202 | Maximum Dn input hold skew relative to DQSn input | — | — | 900 | ps | | |
| Notes: | Maximum possible skew between a data strobe (DQSn) and any corresponding bit of data (D[8n + {07}] if 0 ≤ n ≤ 7). See Table 18 for t_{CK} value. Dn should be driven at the same time as DQSn. This is necessary because the DQSn centering on the DQn data tenure is done internally. | | | | | | |



Figure 5. DDR DRAM Input Timing Diagram

2.5.4.2 DDR DRAM Output AC Timing Specifications

 Table 18 and Table 19 list the output AC timing specifications and measurement conditions for the DDR DRAM interface.

| No. | Parameter | Symbol | Min | Мах | Unit |
|-----|--|---------------------|---------------------------|-----|----------|
| 200 | CK cycle time, (CK/CK crossing) ¹ • 100 MHz (DDR200) • 150 MHz (DDR300) | ^t ск | 10 6.67 | | ns ns |
| 204 | An/RAS/CAS/WE/CKE output setup with respect to CK | ^t DDKHAS | $0.5 	imes t_{CK} - 1000$ | — | ps |
| 205 | An/RAS/CAS/WE/CKE output hold with respect to CK | t _{DDKHAX} | $0.5 	imes t_{CK} - 1000$ | _ | ps |
| 206 | CSn output setup with respect to CK | t _{DDKHCS} | $0.5 	imes t_{CK} - 1000$ | — | ps |
| 207 | CSn output hold with respect to CK | t _{DDKHCX} | $0.5 	imes t_{CK} - 1000$ | _ | ps |
| 208 | CK to DQSn ² | t _{DDKHMH} | -600 | 600 | ps |



rical Characteristics

2.5.6.2 Transmit Signal Timing

| No. | Characteristics | Min | Max | Unit |
|-----|--|---------------|--------------|---------------|
| 800 | Transmit clock period: • MII: TXCLK • RMII: REFCLK | 40 20 | | ns ns |
| 801 | Transmit clock pulse width high—as a percent of clock period • MII: RXCLK • RMII: REFCLK | 35 14 7 | 65 — — | % ns ns |
| 802 | Transmit clock pulse width low—as a percent of clock period: • MII: RXCLK • RMII: REFCLK | 35 14 7 | 65 — — | % ns ns |
| 805 | Transmit clock to TXDn, TX_EN, TX_ER invalid | | — | ns |
| 806 | Transmit clock to TXDn, TX_EN, TX_ER valid | — | 14 | ns |





Figure 11. Ethernet Receive Signal Timing

2.5.6.3 Asynchronous Input Signal Timing

Table 23. Asynchronous Input Signal Timing

| No. | Characteristics | Min | Max | Unit |
|-----|---|----------|-----|----------|
| 807 | MII: CRS and COL minimum pulse width (1.5 × TXCLK period) RMII: CRS_DV minimum pulse width (1.5 x REFCLK period) | 60 30 | | ns ns |



Figure 12. Asynchronous Input Signal Timing



2.5.6.4 Management Interface Timing

| No. | Characteristics | Min | Max | Unit |
|-----|---|-----|-----|------|
| 808 | MDC period | 400 | — | ns |
| 809 | MDC pulse width high | 160 | - | ns |
| 810 | MDC pulse width low | | - | ns |
| 811 | MDS falling edge to MDIO output invalid (minimum propagation delay) | | — | ns |
| 812 | MDS falling edge to MDIO output valid (maximum propagation delay) | | 15 | ns |
| 813 | MDIO input to MDC rising edge setup time | | _ | ns |
| 814 | MDC rising edge to MDIO input hold time | 10 | _ | ns |



Figure 13. Serial Management Channel Timing





Figure 16. Write Timing Diagram, Single Data Strobe



Figure 17. Write Timing Diagram, Double Data Strobe



2.5.9 UART Timing

| No. | Characteristics | Expression | Min | Мах | Unit |
|-----|--|------------------------|--------|-----|------|
| | Internal bus clock (APBCLK) | F _{CORE} /2 | | 150 | MHz |
| | Internal bus clock period (1/APBCLK) | T _{APBCLK} | 6.67 | — | ns |
| 400 | URXD and UTXD inputs high/low duration | $16 \times T_{APBCLK}$ | 106.67 | — | ns |
| 401 | URXD and UTXD inputs rise/fall time | | _ | 5 | ns |
| 402 | UTXD output rise/fall time | | | 5 | ns |





Figure 21. UART Input Timing



2.5.10 EE Timing

Table 28. EE0 Timing

| Number | | | Characteristics | Туре | Min | |
|--|----|--|--------------------------|--|----------------------|--|
| 65 | | | EE0 input to the core | Asynchronous | 4 core clock periods | |
| 66 | | | EE0 output from the core | Synchronous to core clock | 1 core clock period | |
| Notes: | 1. | The core clock is the SC1400 core clock. The ratio between the core clock and CLKOUT is configured during power | | OUT is configured during power-on-reset. | | |
| | 2. | Configure the direction of the EE pin in the EE_CTRL register (see the SC140/SC1400 Core Reference Manual for deta | | 00 Core Reference Manual for details. | | |
| 3. Refer to Table 1-11 on page 1-16 for details of | | er to Table 1-11 on page 1-16 for details | on EE pin functionality. | | | |

Figure 24 shows the signal behavior of the EE pin.







3 Hardware Design Considerations

This section described various areas to consider when incorporating the MSC7119 device into a system design.

3.1 Thermal Design Considerations

An estimation of the chip-junction temperature, T_J, in °C can be obtained from the following:

$$T_J = T_A + (R_{\bigcup JA} \times P_D) \qquad \qquad Eqn.$$

where

$$\begin{split} T_A &= \text{ambient temperature near the package (°C)} \\ R_{\Theta JA} &= \text{junction-to-ambient thermal resistance (°C/W)} \\ P_D &= P_{INT} + P_{I/O} = \text{power dissipation in the package (W)} \end{split}$$

 $P_{INT} = I_{DD} \times V_{DD}$ = internal power dissipation (W)

 $P_{I/O}$ = power dissipated from device on output pins (W)

The power dissipation values for the MSC7119 are listed in **Table 4**. The ambient temperature for the device is the air temperature in the immediate vicinity that would cool the device. The junction-to-ambient thermal resistances are JEDEC standard values that provide a quick and easy estimation of thermal performance. There are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. The value that more closely approximates a specific application depends on the power dissipated by other components on the printed circuit board (PCB). The value obtained using a single layer board is appropriate for tightly packed PCB configurations. The value obtained using a board with internal planes is more appropriate for boards with low power dissipation (less than 0.02 W/cm^2 with natural convection) and well separated components. Based on an estimation of junction temperature using this technique, determine whether a more detailed thermal analysis is required. Standard thermal management techniques can be used to maintain the device thermal junction temperature below its maximum. If T_J appears to be too high, either lower the ambient temperature or the power dissipation of the chip.

You can verify the junction temperature by measuring the case temperature using a small diameter thermocouple (40 gauge is recommended) or an infrared temperature sensor on a spot on the device case. Use the following equation to determine T_J :

$$T_J = T_T + (\Psi_{JT} \times P_D)$$
 Eqn. 2

where

 T_T = thermocouple (or infrared) temperature on top of the package (°C) Ψ_{JT} = thermal characterization parameter (°C/W) P_D = power dissipation in the package (W)



3.2.2.1 Case 1

The power-up sequence is as follows:

- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDC} (1.2 V) supply second.
- 3. Turn on the V_{DDM} (2.5 V) supply third.
- 4. Turn on the V_{REF} (1.25 V) supply fourth (last).

The power-down sequence is as follows:

- 1. Turn off the V_{REF} (1.25 V) supply first.
- 2. Turn off the V_{DDM} (2.5 V) supply second.
- 3. Turn off the V_{DDC} (1.2 V) supply third.
- 4. Turn of the V_{DDIO} (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down of V_{DDIO} and V_{DDC} is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V_{DDC} and V_{DDM} is less than 10 ms for power-up and power-down.
- Refer to **Figure 30** for relative timing for power sequencing case 1.



Time Figure 30. Voltage Sequencing Case 1



3.2.7 Power Supply Design

One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core voltage V_{DDC} should be implemented. For the memory power supply, regulators are available that take care of all DDR power requirements.

| Supply | Symbol | Nominal Voltage | Current Rating |
|-----------|-------------------|-----------------|------------------|
| Core | V _{DDC} | 1.2 V | 1.5 A per device |
| Memory | V _{DDM} | 2.5 V | 0.5 A per device |
| Reference | V _{REF} | 1.25 V | 10 µA per device |
| I/O | V _{DDIO} | 3.3 V | 1.0 A per device |

| Table 33 | . Recommended | Power | Supply | Ratings |
|----------|---------------|-------|--------|---------|
|----------|---------------|-------|--------|---------|

3.3 Estimated Power Usage Calculations

The following equations permit estimated power usage to be calculated for individual design conditions. Overall power is derived by totaling the power used by each of the major subsystems:

$$P_{TOTAL} = P_{CORE} + P_{PERIPHERALS} + P_{DDRIO} + P_{IO} + P_{LEAKAGE}$$
 Eqn. 3

This equation combines dynamic and static power. Dynamic power is determined using the generic equation:

$$C \times V^2 \times F \times 10^{-3} mW$$
 Eqn. 4

where,

C = load capacitance in pF

V = peak-to-peak voltage swing in V

F = frequency in MHz

3.3.1 Core Power

Estimation of core power is straightforward. It uses the generic dynamic power equation and assumes that the core load capacitance is 750 pF, core voltage swing is 1.2 V, and the core frequency is 300 MHz. This yields:

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 300 \ MHz \times 10^{-3} = 324.0 \ mW$$
 Eqn. 5

This equation allows for adjustments to voltage and frequency if necessary.



3.3.6 Example Total Power Consumption

Using the examples in this section and assuming four peripherals and 10 I/O lines active, a total power consumption value is estimated as the following:

$$P_{TOTAL} = 324.0 + (4 \times 4.32) + 326.3 + (10 \times 5.44) + 64 = 784.98 \text{ mW}$$
 Eqn. 13

3.4 Reset and Boot

This section describes the recommendations for configuring the MSC7119 at reset and boot.

3.4.1 Reset Circuit

HRESET is a bidirectional signal and, if driven as an input, should be driven with an open collector or open-drain device. For an open-drain output such as **HRESET**, take care when driving many buffers that implement input bus-hold circuitry. The bus-hold currents can cause enough voltage drop across the pull-up resistor to change the logic level to low. Either a smaller value of pull-up or less current loading from the bus-hold drivers overcomes this issue. To avoid exceeding the MSC7119 output current, the pull-up value should not be too small (a 1 K Ω pull-up resistor is used in the MSC711xADS reference design).

3.4.2 Reset Configuration Pins

Table 34 shows the MSC7119 reset configuration signals. These signals are sampled at the deassertion (rising edge) of PORESET. For details, refer to the Reset chapter of the *MSC711x Reference Manual*.

| Signal | Description | Settings |
|---------|------------------------------------|---|
| BM[3-0] | Determines boot mode. | See Table 35 for details. |
| SWTE | Determines watchdog functionality. | 0 Watchdog timer disabled. |
| | | 1 Watchdog timer enabled. |
| HDSP | Configures HDI16 strobe polarity. | 0 Host Data strobes active low. |
| | | 1 Host Data strobes active high. |
| H8BIT | Configures HDI16 operation mode. | 0 HDI16 port configured for 16-bit operation. |
| | | 1 HDI16 port configured for 8-bit operation. |

Table 34. Reset Configuration Signals



When booting from a power-on reset, the HDI16 is additionally configurable as follows:

- 8- or 16-bit mode as specified by the H8BIT pin.
- Data strobe as specified by the HDSP and HDDS pins.

These pins are sampled only on the deassertion of power-on reset. During a boot from a hard reset, the configuration of these pins is unaffected.

Note: When the HDI16 is used for booting or other purposes, bit 0 is the least significant bit and not the most significant bit as for other DSP products.

3.4.3.2 I²C Boot

When the MSC7119 device is configured to boot from the I^2C port, the boot program configures the GPIO pins for I^2C operation. Then the MSC7118 device initiates accesses to the I^2C module, downloading data to the MSC7118 device. The I^2C interface is configured as follows:

- PLL is disabled and bypassed so that the I²C module is clocked with the IPBus clock.
- I²C interface operates in master mode and polling is used.
- EPROM operates in slave mode.
- Clock divider is set to 128.
- Address of slave during boot is 0xA0.

The IPBus clock is internally divided to generate the bit clock, as follows:

- CLKIN must be a maximum of 100 MHz
- PLL is bypassed.
- IPBus clock = CLKIN/2 is a maximum of 50 MHz.
- I²C bit clock must be less than or equal to:
 - IPBus clock/I²C clock divider
 - 50 MHz (max)/128
 - 390.6 KHz

This satisfies the maximum clock rate requirement of 400 kbps for the I^2C interface. For details on the boot procedure, see the "Boot Program" chapter of the *MSC711x Reference Manual*.

3.4.3.3 SPI Boot

When the MSC7119 device is configured to boot from the SPI port, the boot program configures the GPIO pins for SPI operation. Then the MSC7118 device initiates accesses to the SPI module, downloading data to the MSC7118 device. When the SPI routines run in the boot ROM, the MSC7118 is always configured as the SPI master. Booting through the SPI is supported for serial EEPROM devices and serial Flash devices. When a READ_ID instruction is issued to the serial memory device and the device returns a value of 0x00 or 0xFF, the routines for accessing a serial EEPROM are used, at a maximum frequency of 4 Mbps. Otherwise, the routines for accessing a serial Flash are used, and they can run at faster speeds. Booting is performed through one of two sets of pins:

- Main set: BM[2–3], HA3, and HCS2, which allow use of the PLL.
- Alternate set: UTXD, URXD, SDA, and SCL, which cannot be used with the PLL.

In either configuration, an error during SPI boot is flagged on the EVNT3 pin. For details on the boot procedure, see the "Boot Program" chapter of the *MSC711x Reference Manual*.





Figure 37. SSTL Power Value

3.5.1 V_{REF} and V_{TT} Design Constraints

 V_{TT} and V_{REF} are isolated power supplies at the same voltage, with V_{TT} as a high current power source. This section outlines the voltage supply design needs and goals:

- Minimize the noise on both rails.
- V_{TT} must track variation in the V_{REF} DC offsets. Although they are isolated supplies, one possible solution is to use a single IC to generate both signals.
- Both references should have minimal drift over temperature and source supply.
- It is important to minimize the noise from coupling onto V_{REF} as follows:
 - Isolate V_{REF} and shield it with a ground trace.
 - Use 15–20 mm track.
 - Use 20–30 mm clearance between other traces for isolating.
 - Use the outer layer route when possible.
 - Use distributed decoupling to localize transient currents and return path and decouple with an inductance less than 3 nH.
- Max source/sink transient currents of up to 1.8 A for a 32-bit data bus.
- Use a wide island trace on the outer layer:
 - Place the island at the end of the bus.
 - Decouple both ends of the bus.
 - Use distributed decoupling across the island.
 - Place SSTL termination resistors inside the V_{TT} island and ensure a good, solid connection.
- Place the V_{TT} regulator as closely as possible to the termination island.
 - Reduce inductance and return path.
 - Tie current sense pin at the midpoint of the island.

3.5.2 Decoupling

The DDR decoupling considerations are as follows:

- DDR memory requires significantly more burst current than previous SDRAMs.
- In the worst case, up to 64 drivers may be switching states.
- Pay special attention and decouple discrete ICs per manufacturer guidelines.
- Leverage V_{TT} island topology to minimize the number of capacitors required to supply the burst current needs of the termination rail.
- See the Micron DesignLine publication entitled *Decoupling Capacitor Calculation for a DDR Memory Channel* (http://download.micron.com/pdf/pubs/designline/3Q00dll-4.pdf).

ware Design Considerations

3.5.3 General Routing

The general routing considerations for the DDR are as follows:

- All DDR signals must be routed next to a solid reference:
 - For data, next to solid ground planes.
 - For address/command, power planes if necessary.
- All DDR signals must be impedance controlled. This is system dependent, but typical values are 50–60 ohm.
- Minimize other cross-talk opportunities. As possible, maintain at least a four times the trace width spacing between all DDR signals to non-DDR signals.
- Keep the number of vias to a minimum to eliminate additional stubs and capacitance.
- Signal group routing priorities are as follows:
 - DDR clocks.
 - Route MVTT/MVREF.
 - Data group.
 - Command/address.
- Minimize data bit jitter by trace matching.

3.5.4 Routing Clock Distribution

The DDR clock distribution considerations are as follows:

- DDR controller supports six clock pairs:
 - 2 DIMM modules.
 - Up to 36 discrete chips.
- For route traces as for any other differential signals:
 - Maintain proper difference pair spacing.
 - Match pair traces within 25 mm.
- Match all clock traces to within 100 mm.
- Keep all clocks equally loaded in the system.
- Route clocks on inner critical layers.

3.5.5 Data Routing

The DDR data routing considerations are as follows:

- Route each data group (8-bits data + DQS + DM) on the same layer. Avoid switching layers within a byte group.
- Take care to match trace lengths, which is extremely important.
- To make trace matching easier, let adjacent groups be routed on alternate critical layers.
- Pin swap bits within a byte group to facilitate routing (discrete case).
- Tight trace matching is recommended within the DDR data group. Keep each 8-bit datum and its DM signal within ± 25 mm of its respective strobe.
- Minimize lengths across the entire DDR channel:
 - Between all groups maintain a delta of no more than 500 mm.
 - Allows greater flexibility in the design for readjustments as needed.
- DDR data group separation:
 - If stack-up allows, keep DDR data groups away from the address and control nets.
 - Route address and control on separate critical layers.
 - If resistor networks (RNs) are used, attempt to keep data and command lines in separate packages.



5 Package Information





6 **Product Documentation**

- *MSC711x Reference Manual* (MSC711xRM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information.
- Application Notes. Cover various programming topics related to the StarCore DSP core and the MSC7119 device.
- *SC140/SC1400 DSP Core Reference Manual*. Covers the SC140 and SC1400 core architecture, control registers, clock registers, program control, and instruction set.