# E·XFL

### NXP USA Inc. - DSP56311VF150R2 Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

Details	
Product Status	Obsolete
Туре	Fixed Point
Interface	Host Interface, SSI, SCI
Clock Rate	150MHz
Non-Volatile Memory	ROM (576B)
On-Chip RAM	384kB
Voltage - I/O	3.30V
Voltage - Core	1.80V
Operating Temperature	-40°C ~ 100°C (TJ)
Mounting Type	Surface Mount
Package / Case	196-LBGA
Supplier Device Package	196-LBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/dsp56311vf150r2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Signals/Connections

The DSP56311 input and output signals are organized into functional groups as shown in **Table 1-1**. **Figure 1-1** diagrams the DSP56311 signals by functional group. The remainder of this chapter describes the signal pins in each functional group.

Functional Group				
Power (V <sub>CC</sub> )			20	
Ground (GN	D)		66	
Clock			2	
PLL			3	
Address bus			18	
Data bus		Port A <sup>1</sup>	24	
Bus control			13	
Interrupt and	mode control	L	5	
Host interfac	e (HI08)	Port B <sup>2</sup>	16	
Enhanced s	nchronous serial interface (ESSI)	Ports C and D <sup>3</sup>	12	
Serial comm	unication interface (SCI)	Port E <sup>4</sup>	3	
Timer		L	3	
OnCE/JTAG	Port		6	
Notes: 1. 2. 3. 4. 5.	Port A signals define the external memory interface port, including the external a Port B signals are the HI08 port signals multiplexed with the GPIO signals. Port C and D signals are the two ESSI port signals multiplexed with the GPIO si Port E signals are the SCI port signals multiplexed with the GPIO signals. There are 5 signal connections that are not used. These are designated as no c <b>Chapter 3</b> ).	address bus, data bus, an gnals. onnect (NC) in the packaę	d control signals. ge description (see	

Table 1-1.	DSP56311	Functional	Signal	Groupinas
	000011	i anotional	erginar	anoapingo

**Note:** The Clock Output (CLKOUT), BCLK, BCLK, CAS, and RAS[0–3] signals used by other DSP56300 family members are supported by the DSP56311 at operating frequencies up to 100 MHz. Therefore, above 100 MHz, you must enable bus arbitration by setting the Asynchronous Bus Arbitration Enable Bit (ABE) in the operating mode register. When set, the ABE bit eliminates the required set-up and hold times for BB and BG with respect to CLKOUT. In addition, DRAM access is not supported above 100 MHz.



# 1.7 Host Interface (HI08)

The HI08 provides a fast, 8-bit, parallel data port that connects directly to the host bus. The HI08 supports a variety of standard buses and connects directly to a number of industry-standard microcomputers, microprocessors, DSPs, and DMA hardware.

# 1.7.1 Host Port Usage Considerations

Careful synchronization is required when the system reads multiple-bit registers that are written by another asynchronous system. This is a common problem when two asynchronous systems are connected (as they are in the Host port). The considerations for proper operation are discussed in **Table 1-10**.

Action	Description
Asynchronous read of receive byte registers	When reading the receive byte registers, Receive register High (RXH), Receive register Middle (RXM), or Receive register Low (RXL), the host interface programmer should use interrupts or poll the Receive register Data Full (RXDF) flag that indicates data is available. This assures that the data in the receive byte registers is valid.
Asynchronous write to transmit byte registers	The host interface programmer should not write to the transmit byte registers, Transmit register High (TXH), Transmit register Middle (TXM), or Transmit register Low (TXL), unless the Transmit register Data Empty (TXDE) bit is set indicating that the transmit byte registers are empty. This guarantees that the transmit byte registers transfer valid data to the Host Receive (HRX) register.
Asynchronous write to host vector	The host interface programmer must change the Host Vector (HV) register only when the Host Command bit (HC) is clear. This practice guarantees that the DSP interrupt control logic receives a stable vector.

Table 1-10.	Host Port Usage Considerations
	These Tone oblige considerations

# 1.7.2 Host Port Configuration

HI08 signal functions vary according to the programmed configuration of the interface as determined by the 16 bits in the HI08 Port Control Register.

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
H[0–7]	Input/Output	Ignored Input	<b>Host Data</b> —When the HI08 is programmed to interface with a non-multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional Data bus.
HAD[0-7]	Input/Output		<b>Host Address</b> —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional multiplexed Address/Data bus.
PB[0-7]	Input or Output		<b>Port B 0–7</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, these signals are individually programmed as inputs or outputs through the HI08 Data Direction Register.

Table 1-11.Host Interface



Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
SCK1	Input/Output	Ignored Input	<b>Serial Clock</b> —Provides the serial bit rate clock for the ESSI. The SCK1 is a clock input or output used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PD3	Input or Output		<b>Port D 3</b> —The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SCK1 through the Port D Control Register.
SRD1	Input	Ignored Input	Serial Receive Data—Receives serial data and transfers the data to the ESSI Receive Shift Register. SRD1 is an input when data is being received.
PD4	Input or Output		<b>Port D 4</b> —The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SRD1 through the Port D Control Register.
STD1	Output	Ignored Input	Serial Transmit Data—Transmits data from the Serial Transmit Shift Register. STD1 is an output when data is being transmitted.
PD5	Input or Output		<b>Port D 5</b> —The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal STD1 through the Port D Control Register.
Notes: 1. In th • If th • If th	he Stop state, the sign he last state is input, he last state is outpu	nal maintains the las the signal is an igno t, these lines have w	st state as follows: bred input. yeak keepers that maintain the last output state even if the drivers are tri-stated.

Table 1-13. Enhanced Serial Synchronous Interface 1 (Continued)

2. The Wait processing state does not affect the signal state.

# 1.10 Serial Communication Interface (SCI)

The SCI provides a full duplex port for serial communication with other DSPs, microprocessors, or peripherals such as modems.

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
RXD	Input	Ignored Input	Serial Receive Data—Receives byte-oriented serial data and transfers it to the SCI Receive Shift Register.
PE0	Input or Output		<b>Port E 0</b> —The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal RXD through the Port E Control Register.
TXD	Output	Ignored Input	Serial Transmit Data—Transmits data from the SCI Transmit Data Register.
PE1	Input or Output		<b>Port E 1</b> —The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal TXD through the Port E Control Register.

 Table 1-14.
 Serial Communication Interface



Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
SCLK	Input/Output	Ignored Input	Serial Clock—Provides the input or output clock used by the transmitter and/or the receiver.
PE2	Input or Output		<b>Port E 2</b> —The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal SCLK through the Port E Control Register.
Notes: 1. In th • If t • If t 2. The	he Stop state, the sig he last state is input, he last state is outpu Wait processing sta	nal maintains the las the signal is an igno t, these lines have v te does not affect the	st state as follows: bred input. veak keepers that maintain the last output state even if the drivers are tri-stated. e signal state.

Table 1-14. Serial Communication Interface (Continued)

# 1.11 Timers

The DSP56311 has three identical and independent timers. Each timer can use internal or external clocking and can either interrupt the DSP56311 after a specified number of events (clocks) or signal an external device after counting a specific number of internal events.

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description	
TIO0	Input or Output	Ignored Input	<b>Timer 0 Schmitt-Trigger Input/Output</b> — When Timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When Timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output.	
			The default mode after reset is GPIO input. TIO0 can be changed to output or configured as a timer I/O through the Timer 0 Control/Status Register (TCSR0).	
TIO1	Input or Output	Ignored Input	<b>Timer 1 Schmitt-Trigger Input/Output</b> — When Timer 1 functions as an external event counter or in measurement mode, TIO1 is used as input. When Timer 1 functions in watchdog, timer, or pulse modulation mode, TIO1 is used as output.	
			The default mode after reset is GPIO input. TIO1 can be changed to output or configured as a timer I/O through the Timer 1 Control/Status Register (TCSR1).	
TIO2	Input or Output	Ignored Input	<b>Timer 2 Schmitt-Trigger Input/Output</b> — When Timer 2 functions as an external event counter or in measurement mode, TIO2 is used as input. When Timer 2 functions in watchdog, timer, or pulse modulation mode, TIO2 is used as output.	
			The default mode after reset is GPIO input. TIO2 can be changed to output or configured as a timer I/O through the Timer 2 Control/Status Register (TCSR2).	
Notes: 1. In th • If t • If t 2. The	he Stop state, the sig he last state is input, he last state is outpu Wait processing sta	nal maintains the las the signal is an igno it, these lines have w te does not affect the	st state as follows: bred input. Jeak keepers that maintain the last output state even if the drivers are tri-stated. Be signal state.	

				<b>.</b>
Table <sup>·</sup>	1-15.	Triple	Timer	Signals



## 2.2 Thermal Characteristics

Thermal Resistance Characteristic	Symbol	MAP-BGA Value	Unit
Junction-to-ambient, natural convection, single-layer board (1s) <sup>1,2</sup>	R <sub>θJA</sub>	49	°C/W
Junction-to-ambient, natural convection, four-layer board (2s2p) <sup>1,3</sup>	R <sub>θJMA</sub>	26	°C/W
Junction-to-ambient, @200 ft/min air flow, single layer board (1s) <sup>1,3</sup>	R <sub>θJMA</sub>	39	°C/W
Junction-to-ambient, @200 ft/min air flow, four-layer board (2s2p) <sup>1,3</sup>	$R_{\thetaJMA}$	22	°C/W
Junction-to-board <sup>4</sup>	$R_{\theta JB}$	14	°C/W
Junction-to-case thermal resistance <sup>5</sup>	$R_{ extsf{ heta}JC}$	5	°C/W
Junction-to-package-top, natural convection <sup>6</sup>	$\Psi_{\rm JT}$	2	°C/W
Junction-to-package-top, @200 ft/min air flow <sup>6</sup>	$\Psi_{\rm JT}$	2	°C/W

### Table 2-2. Thermal Characteristics

Notes: 1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

**3.** Per JEDEC JESD51-6 with the board horizontal.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

 Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

### 2.4.2 External Clock Operation

The DSP56311 system clock is derived from the on-chip oscillator or is externally supplied. To use the on-chip oscillator, connect a crystal and associated resistor/capacitor components to EXTAL and XTAL; examples are shown in **Figure 2-1**.



Figure 2-1. Crystal Oscillator Circuits

If an externally-supplied square wave voltage source is used, disable the internal oscillator circuit during bootup by setting XTLD (PCTL Register bit 16 = 1—see the *DSP56311 User's Manual*). The external square wave source connects to EXTAL; XTAL is not physically connected to the board or socket. **Figure 2-2** shows the relationship between the EXTAL input and the internal clock and CLKOUT.



Figure 2-2. External Clock Timing



## 2.4.4 Reset, Stop, Mode Select, and Interrupt Timing

Table 2-7.	Reset. Stop.	Mode Select.	and Interrupt	Timina <sup>6</sup>
	1100001, 010p,	111000 001000,	and meenape	

Na	Characteristics	Furnessian	150 MHz		Unit
NO.	Characteristics	Expression	Min	Max	Unit
8	Delay from RESET assertion to all pins at reset value <sup>3</sup>	—	—	26.0	ns
9	<ul> <li>Required RESET duration<sup>4</sup></li> <li>Power on, external clock generator, PLL disabled</li> <li>Power on, external clock generator, PLL enabled</li> <li>Power on, internal oscillator</li> <li>During STOP, XTAL disabled (PCTL Bit 16 = 0)</li> <li>During STOP, XTAL enabled (PCTL Bit 16 = 1)</li> <li>During normal operation</li> </ul>	$\begin{array}{c} \text{Minimum:} \\ 50 \times \text{ET}_{\text{C}} \\ 1000 \times \text{ET}_{\text{C}} \\ 75000 \times \text{ET}_{\text{C}} \\ 75000 \times \text{ET}_{\text{C}} \\ 2.5 \times \text{T}_{\text{C}} \\ 2.5 \times \text{T}_{\text{C}} \end{array}$	333.3 6.67 0.50 0.50 16.7 16.7	 	ns µs ms ns ns
10	<ul> <li>Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion)<sup>5</sup></li> <li>Minimum</li> <li>Maximum</li> </ul>	$3.25 \times T_{C} + 2.0$ 20.25 × T <sub>C</sub> + 10	23.7	 145.0	ns ns
13	Mode select set-up time		30.0	—	ns
14	Mode select hold time		0.0	—	ns
15	Minimum edge-triggered interrupt request assertion width		6.6	—	ns
16	Minimum edge-triggered interrupt request deassertion width		6.6	—	ns
17	<ul> <li>Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid</li> <li>Caused by first interrupt instruction fetch</li> <li>Caused by first interrupt instruction execution</li> </ul>	Minimum: $4.25 \times T_{C} + 2.0$ $7.25 \times T_{C} + 2.0$	30.4 51.0	_ _	ns ns
18	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general- purpose transfer output valid caused by first interrupt instruction execution	Minimum: 10 × T <sub>C</sub> + 5.0	72.0	_	ns
19	Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts <sup>1, 7, 8</sup>	Maximum: (WS + 3.75) × T <sub>C</sub> – 10.94	_	Note 8	ns
20	Delay from $\overline{\text{RD}}$ assertion to interrupt request deassertion for level sensitive fast interrupts ^1, ^7, ^8	Maximum: (WS + 3.25) × T <sub>C</sub> - 10.94	_	Note 8	ns
21	Delay from $\overline{WR}$ assertion to interrupt request deassertion for level sensitive fast interrupts <sup>1, 7, 8</sup> • DRAM for all WS • SRAM WS = 1 • SRAM WS = 2, 3 • SRAM WS $\geq$ 4	$\begin{tabular}{l} & \mbox{Maximum:} \\ (WS + 3.5) \times T_C - 10.94 \\ (WS + 3.5) \times T_C - 10.94 \\ (WS + 3) \times T_C - 10.94 \\ (WS + 2.5) \times T_C - 10.94 \end{tabular}$		Note 8 Note 8 Note 8 Note 8	ns ns ns ns
24	Duration for IRQA assertion to recover from Stop state		5.9	—	ns
25	<ul> <li>Delay from IRQA assertion to fetch of first instruction (when exiting Stop)<sup>2, 3</sup></li> <li>PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (Operating Mode Register Bit 6 = 0)</li> </ul>	PLC × ET <sub>C</sub> × PDF + (128 K – PLC/2) × T <sub>C</sub>	1.3	9.1	ms
	<ul> <li>PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1)</li> <li>PLL is active during Stop (PCTL Bit 17 = 1) (Implies No Stop Delay)</li> </ul>	$\begin{array}{c} PLC\timesET_{C}\timesPDF+(23.75\pm\\ 0.5)\timesT_{C}\\ (8.25\pm0.5)\timesT_{C}\end{array}$	232.5 ns 51.7	12.3 ms 58.3	ns





Figure 2-4. External Fast Interrupt Timing









Figure 2-6. Operating Mode Select Timing



Figure 2-7. Recovery from Stop State Using IRQA



Figure 2-8. Recovery from Stop State Using IRQA Interrupt Service



No	Characteristics	Symbol	Expression <sup>4</sup>	100 MHz		Unit
NO.	Characteristics	Symbol		Min	Max	Unit
134	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0	—	ns
135	Last CAS assertion to RAS deassertion	t <sub>RSH</sub>	$2.5  imes T_C - 4.0$	21.0	—	ns
136	Previous CAS deassertion to RAS deassertion	t <sub>RHCP</sub>	$4.5  imes T_C - 4.0$	41.0	—	ns
137	CAS assertion pulse width	t <sub>CAS</sub>	$2 \times T_C - 4.0$	16.0	—	ns
138	Last CAS deassertion to RAS assertion <sup>5</sup> • BRW[1–0] = 00, 01—not applicable • BRW[1–0] = 10 • BRW[1–0] = 11	t <sub>CRP</sub>	$4.75 \times T_{C} - 6.0$ $6.75 \times T_{C} - 6.0$	 41.5 61.5		— ns ns
139	CAS deassertion pulse width	t <sub>CP</sub>	$1.5  imes T_C - 4.0$	11.0	—	ns
140	Column address valid to CAS assertion	t <sub>ASC</sub>	T <sub>C</sub> -4.0	6.0	—	ns
141	CAS assertion to column address not valid	t <sub>CAH</sub>	$2.5  imes T_C - 4.0$	21.0	—	ns
142	Last column address valid to RAS deassertion	t <sub>RAL</sub>	$4  imes T_C - 4.0$	36.0	—	ns
143	WR deassertion to CAS assertion	t <sub>RCS</sub>	$1.25  imes T_C - 4.0$	8.5	—	ns
144	CAS deassertion to WR assertion	t <sub>RCH</sub>	$0.75  imes T_C - 4.0$	3.5	—	ns
145	CAS assertion to WR deassertion	t <sub>WCH</sub>	$2.25  imes T_C - 4.2$	18.3	—	ns
146	WR assertion pulse width	t <sub>WP</sub>	$3.5  imes T_C - 4.5$	30.5	—	ns
147	Last WR assertion to RAS deassertion	t <sub>RWL</sub>	$3.75  imes T_C - 4.3$	33.2	—	ns
148	WR assertion to CAS deassertion	t <sub>CWL</sub>	$3.25  imes T_C - 4.3$	28.2	—	ns
149	Data valid to CAS assertion (write)	t <sub>DS</sub>	$0.5  imes T_C - 4.5$	0.5	—	ns
150	CAS assertion to data not valid (write)	t <sub>DH</sub>	$2.5  imes T_C - 4.0$	21.0	—	ns
151	WR assertion to CAS assertion	t <sub>WCS</sub>	$1.25  imes T_C - 4.3$	8.2	—	ns
152	Last RD assertion to RAS deassertion	t <sub>ROH</sub>	$3.5  imes T_C - 4.0$	31.0	—	ns
153	RD assertion to data valid	t <sub>GA</sub>	$2.5  imes T_{C}$ –5.7	—	19.3	ns
154	RD deassertion to data not valid <sup>6</sup>	t <sub>GZ</sub>		0.0	—	ns
155	WR assertion to data active		$0.75  imes T_C - 1.5$	6.0	_	ns
156	WR deassertion to data high impedance		$0.25  imes T_C$	_	2.5	ns

Table 2-9.	DRAM Page Mode Timings, Three Wait States <sup>1,2,3</sup>	(Continued)

Notes: 1. The number of wait states for Page mode access is specified in the DRAM Control Register.

2. The refresh period is specified in the DRAM Control Register.

3. The asynchronous delays specified in the expressions are valid for the DSP56311.

4. All the timings are calculated for the worst case. Some of the timings are better for specific cases (for example, t<sub>PC</sub> equals 4 × T<sub>C</sub> for read-after-read or write-after-write sequences). An expression is used to compute the number listed as the minimum or maximum value listed, as appropriate.

5. BRW[1–0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of pageaccess.

6. RD deassertion always occurs after  $\overline{CAS}$  deassertion; therefore, the restricted timing is t<sub>OFF</sub> and not t<sub>GZ</sub>.



### 2.4.5.3 Asynchronous Bus Arbitration Timings

BG signal for a second DSP56300 device.

N	Ob eve stavistice	Farmeration	150 MHz		11
NO.	Characteristics	Expression	Min	Max	Unit
250	BB assertion window from BG input deassertion.	2.5× Tc + 5	—	22	ns
251	Delay from BB assertion to BG assertion	2× Tc + 5	18.3	_	ns
Notes:	<ol> <li>Bit 13 in the Operating Mode Register must be set to enable Asynchrono</li> <li>At 150 MHz, Asynchronous Arbitration mode is recommended.</li> <li>To guarantee timings 250 and 251, it is recommended that you assert no devices (on the same bus) as shown in Figure 2.19, where PG1 is the Figure 2.19.</li> </ol>	n-overlapping BG inputs	to different	t DSP5630	$\frac{1}{2}$ is the





Figure 2-19. Asynchronous Bus Arbitration Timing

The asynchronous bus arbitration is enabled by internal synchronization circuits on  $\overline{BG}$  and  $\overline{BB}$  inputs. These synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this delay, a DSP56300 part may assume mastership and assert  $\overline{BB}$ , for some time after  $\overline{BG}$  is deasserted. This is the reason for timing 250.

Once  $\overline{BB}$  is asserted, there is a synchronization delay from  $\overline{BB}$  assertion to the time this assertion is exposed to other DSP56300 components that are potential masters on the same bus. If  $\overline{BG}$  input is asserted before that time, and  $\overline{BG}$  is asserted and  $\overline{BB}$  is deasserted, another DSP56300 component may assume mastership at the same time. Therefore, some non-overlap period between one  $\overline{BG}$  input active to another  $\overline{BG}$  input active is required. Timing 251 ensures that overlaps are avoided.





Figure 2-27. Write Timing Diagram, Multiplexed Bus, Single Data Strobe



Figure 2-28. Write Timing Diagram, Multiplexed Bus, Double Data Strobe



# 3.2 MAP-BGA Package Mechanical Drawing



### CASE 1128C-01 ISSUE O

DATE 07/28/98

Figure 3-3. DSP56311 Mechanical Information, 196-pin MAP-BGA Package

### on Considerations

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to the point at which the leads attach to the case.
- If the temperature of the package case  $(T_T)$  is determined by a thermocouple, thermal resistance is computed from the value obtained by the equation  $(T_J T_T)/P_D$ .

As noted earlier, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable to determine the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, the use of the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will yield an estimate of a junction temperature slightly higher than actual temperature. Hence, the new thermal metric, thermal characterization parameter or  $\Psi_{JT}$ , has been defined to be  $(T_J - T_T)/P_D$ . This value gives a better estimate of the junction temperature in natural convection when the surface temperature of the package is used. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

# 4.2 Electrical Design Considerations

### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or  $V_{CC}$ ).

Use the following list of recommendations to ensure correct DSP operation.

- Provide a low-impedance path from the board power supply to each  $V_{CC}$  pin on the DSP and from the board ground to each GND pin.
- Use at least four 0.01–0.1  $\mu$ F bypass capacitors for the core and PLL power and six 0.01–0.1  $\mu$ F bypass capacitors for I/O power positioned as closely as possible to the four sides of the package to connect the V<sub>CC</sub> power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip  $V_{CC}$  and GND pins are less than 0.5 inch per capacitor lead.
- Use at least a four-layer PCB with two inner layers for  $V_{CC}$  and GND.



### 4.4.2 Phase Jitter Performance

The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and CLKOUT for a given device in specific temperature, voltage, input frequency, MF, and capacitive load on CLKOUT. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and MF  $\leq$ 4, this jitter is less than  $\pm 0.6$  ns; otherwise, this jitter is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this jitter is less than  $\pm 2$  ns.



### 4.4.3 Frequency Jitter Performance

The frequency jitter of the PLL is defined as the variation of the frequency of CLKOUT. For small MF (MF < 10) this jitter is smaller than 0.5 percent. For mid-range MF (10 < MF < 500) this jitter is between 0.5 percent and approximately 2 percent. For large MF (MF > 500), the frequency jitter is 2–3 percent.

# 4.5 Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5 percent. If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time), then the allowed jitter can be 2 percent. The phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed values.

SCI Clock Control Register ; M CD EOU \$FFF ; Clock Divider Mask (CD0-CD11) ; Clock Out Divider M\_COD EQU 12 M\_SCP EQU 13 ; Clock Prescaler M\_RCM EQU 14 ; Receive Clock Mode Source Bit M\_TCM EQU 15 ; Transmit Clock Source Bit ;------; EQUATES for Synchronous Serial Interface (SSI) ; ; ;-----; Register Addresses Of SSIO ; Register Addresses Of SSI0 M\_TX00 EQU \$FFFFBC ; SSI0 Transmit Data Register 0 M\_TX01 EQU \$FFFFBB ; SSI0 Transmit Data Register 1 M\_TX02 EQU \$FFFFBA ; SSI0 Transmit Data Register 2 M\_TSR0 EQU \$FFFFB9 ; SSI0 Time Slot Register M\_RX0 EQU \$FFFFB8 ; SSI0 Receive Data Register M\_CRB0 EQU \$FFFFB6 ; SSI0 Control Register B M\_CRA0 EQU \$FFFFB5 ; SSI0 Control Register A M\_TSMA0 EQU \$FFFFB4 ; SSI0 Transmit Slot Mask Register A M\_RSMA0 EQU \$FFFFB2 ; SSI0 Receive Slot Mask Register A M\_RSMB0 EQU \$FFFFB1 ; SSI0 Receive Slot Mask Register B Register Addresses Of SSI1 ; Register Addresses Of SSI1 M\_TX10 EQU \$FFFFAC ; SSI1 Transmit Data Register 0 M\_TX11 EQU \$FFFFAB ; SSI1 Transmit Data Register 1 M\_TX12 EQU \$FFFFAA ; SSI1 Transmit Data Register 2 M\_TSR1 EQU \$FFFFA9 ; SSI1 Time Slot Register M\_RX1 EQU \$FFFFA8 ; SSI1 Receive Data Register M\_CRB1 EQU \$FFFFA6 ; SSI1 Control Register B M\_CRA1 EQU \$FFFFA5 ; SSI1 Control Register A M\_TSMA1 EQU \$FFFFA3 ; SSI1 Transmit Slot Mask Register A M\_RSMA1 EQU \$FFFFA2 ; SSI1 Transmit Slot Mask Register B M\_RSMA1 EQU \$FFFFA2 ; SSI1 Receive Slot Mask Register A M\_RSMA1 EQU \$FFFFA2 ; SSI1 Receive Slot Mask Register A M\_RSMA1 EQU \$FFFFA2 ; SSI1 Receive Slot Mask Register A M\_RSMA1 EQU \$FFFFA2 ; SSI1 Receive Slot Mask Register A M\_RSMA1 EQU \$FFFFA2 ; SSI1 Receive Slot Mask Register A M\_RSMB1 EQU \$FFFFA1 ; SSI1 Receive Slot Mask Register B SSI Control Register A Bit Flags ; M\_PM EQU \$FF ; Prescale Modulus Select Mask (PM0-PM7) M\_PSR EQU 11 ; Prescaler Range M\_DC EQU \$1F000 ; Frame Rate Divider Control Mask (DC0-DC7) M\_ALC EQU 18 ; Alignment Control (ALC) M\_WL EQU \$380000 ; Word Length Control Mask (WL0-WL7) M\_SSC1 EQU 22 ; Select SC1 as TR #0 drive enable (SSC1) SSI Control Register B Bit Flags ; M\_OF EQU \$3 ; Serial Output Flag Mask M\_OF0 EQU 0 ; Serial Output Flag 0 M\_OF1 EQU 1 ; Serial Output Flag 1 ; Serial Control Direction Mask M\_SCD EQU \$1C M\_SCD0 EQU 2 ; Serial Control 0 Direction M\_SCD1 EQU 3 ; Serial Control 1 Direction ; Serial Control 2 Direction M\_SCD2 EQU 4 M\_SCKD EQU 5 ; Clock Source Direction

DSP56311 Technical Data, Rev. 8



I\_VEC EQU \$0 endif

•\_\_\_\_\_ ; Non-Maskable interrupts I\_RESET EQU I\_VEC+\$00 ; Hardware RESET I\_STACK EQU I\_VEC+\$02 ; Stack Error I\_ILL EQU I\_VEC+\$04 ; Illegal Instruction I\_DBG EQU I\_VEC+\$06 ; Debug Request I TRAP EOU I VEC+\$08 ; Trap I NMI EOU I VEC+\$0A ; Non Maskable Interrupt :-----; Interrupt Request Pins ;------I\_IRQA EQU I\_VEC+\$10 ; IRQA ; IRQB I\_IRQB EQU I\_VEC+\$12 I\_IRQC EQU I\_VEC+\$14 ; IRQC I\_IRQD EQU I\_VEC+\$16 ; IRQD ; DMA Interrupts ;------I\_DMA0 EQU I\_VEC+\$18 ; DMA Channel 0 ; DMA Channel 1 I\_DMA1 EQU I\_VEC+\$1A I\_DMA2 EQU I\_VEC+\$1C ; DMA Channel 2 I\_DMA3 EQU I\_VEC+\$1E I\_DMA4 EQU I\_VEC+\$20 ; DMA Channel 3 ; DMA Channel 4 ; DMA Channel 5 I\_DMA5 EQU I\_VEC+\$22 ;------; Timer Interrupts ;------I\_TIMOC EQU I\_VEC+\$24 ; TIMER 0 compare \_\_ I\_TIM0OF EQU I\_VEC+\$26 ; TIMER 0 overflow I\_TIM1C EQU I\_VEC+\$28 ; TIMER 1 compare I\_TIM1OF EQU I\_VEC+\$2A ; TIMER 1 overflow I\_TIM2C EQU I\_VEC+\$2C ; TIMER 2 compare I\_TIM2OF EQU I\_VEC+\$2E ; TIMER 2 overflow ;-----; ESSI Interrupts ;-----; ESSIO Receive Data ; ESSIO Receive Data w/ exception Status ; ESSIO Receive last slot I\_SIORD EQU I\_VEC+\$30 I\_SIORDE EQU I\_VEC+\$32 I\_SIORLS EQU I\_VEC+\$34 I\_SIOTD EQU I\_VEC+\$36 ; ESSIO Transmit data ; ESSIO Transmit Data w/ exception Status ; ESSIO Transmit last slot I\_SIOTDE EQU I\_VEC+\$38 I\_SIOTLS EQU I\_VEC+\$3A ; ESSI1 Receive Data I\_SI1RD EQU I\_VEC+\$40 ; ESSI1 Receive Data w/ exception Status I\_SI1RDE EQU I\_VEC+\$42 I\_SI1RLS EQU I\_VEC+\$44 ; ESSI1 Receive last slot I\_SI1TD EQU I\_VEC+\$46 ; ESSI1 Transmit data ; ESSI1 Transmit Data w/ exception Status I\_SI1TDE EQU I\_VEC+\$48 ; ESSI1 Transmit last slot I\_SI1TLS EQU I\_VEC+\$4A :-----; SCI Interrupts I\_SCIRD EQU I\_VEC+\$50 ; SCI Receive Data I\_SCIRDE EQU I\_VEC+\$52 ; SCI Receive Data With Exception Status I\_SCITD EQU I\_VEC+\$54 ; SCI Receive Data With Exception Status ; SCI Transmit Data I\_SCITD EQU I\_VEC+\$54

DSP56311 Technical Data, Rev. 8



