#### NXP USA Inc. - DSP56311VL150 Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

| Product Status          | Obsolete  |
|-------------------------|---|
| Туре                    | Fixed Point   |
| Interface               | Host Interface, SSI, SCI  |
| Clock Rate              | 150MHz  |
| Non-Volatile Memory     | ROM (576B)  |
| On-Chip RAM             | 384kB   |
| Voltage - I/O           | 3.30V   |
| Voltage - Core          | 1.80V   |
| Operating Temperature   | -40°C ~ 100°C (TJ)  |
| Mounting Type           | Surface Mount   |
| Package / Case          | 196-LBGA  |
| Supplier Device Package | 196-LBGA (15x15)  |
| Purchase URL            | https://www.e-xfl.com/product-detail/nxp-semiconductors/dsp56311vl150 |
|                         |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Signals/Connections

The DSP56311 input and output signals are organized into functional groups as shown in **Table 1-1**. **Figure 1-1** diagrams the DSP56311 signals by functional group. The remainder of this chapter describes the signal pins in each functional group.

| Functional Group  |   |  |   |  |
|---|---|--|---|--|
| Power (V <sub>CC</sub> )  |   |  | 20  |  |
| Ground (GN  | D)  |  | 66  |  |
| Clock   |   |  | 2   |  |
| PLL   |   |  | 3   |  |
| Address bus   |   |  | 18  |  |
| Data bus  |   | Port A <sup>1</sup>  | 24  |  |
| Bus control   | Bus control   |  |   |  |
| Interrupt and mode control  |   |  |   |  |
| Host interfac   | Host interface (HI08) Port B <sup>2</sup>   |  |   |  |
| Enhanced synchronous serial interface (ESSI) Ports C and D <sup>3</sup> |   |  |   |  |
| Serial communication interface (SCI) Port E <sup>4</sup>                |   |  |   |  |
| Timer   |   |  |   |  |
| OnCE/JTAG   | Port  |  | 6   |  |
| Notes: 1.<br>2.<br>3.<br>4.<br>5.                                       | Port A signals define the external memory interface port, including the external a<br>Port B signals are the HI08 port signals multiplexed with the GPIO signals.<br>Port C and D signals are the two ESSI port signals multiplexed with the GPIO si<br>Port E signals are the SCI port signals multiplexed with the GPIO signals.<br>There are 5 signal connections that are not used. These are designated as no c<br><b>Chapter 3</b> ). | address bus, data bus, an<br>gnals.<br>onnect (NC) in the packaę | d control signals.<br>ge description (see |  |

| Table 1-1. | DSP56311 | Functional  | Signal  | Groupinas |
|------------|----------|-------------|---------|-----------|
|            | 000011   | i anotional | erginar | anoapingo |

**Note:** The Clock Output (CLKOUT), BCLK, BCLK, CAS, and RAS[0–3] signals used by other DSP56300 family members are supported by the DSP56311 at operating frequencies up to 100 MHz. Therefore, above 100 MHz, you must enable bus arbitration by setting the Asynchronous Bus Arbitration Enable Bit (ABE) in the operating mode register. When set, the ABE bit eliminates the required set-up and hold times for BB and BG with respect to CLKOUT. In addition, DRAM access is not supported above 100 MHz.



### 1.4 PLL

| Signal Name | Туре   | State During<br>Reset | Signal Description   |
|-------------|--------|-----------------------|--|
| CLKOUT      | Output | Chip-driven           | <b>Clock Output</b> —Provides an output clock synchronized to the internal core clock phase.   |
|             |        |                       | If the PLL is enabled and both the multiplication and division factors equal one, then CLKOUT is also synchronized to EXTAL.   |
|             |        |                       | If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL.   |
|             |        |                       | <b>Note:</b> At operating frequencies above 100 MHz, this signal produces a low-<br>amplitude waveform that is not usable externally by other devices. Above 100<br>MHz, you can use the asynchronous bus arbitration option that is enabled by<br>the Asynchronous Bus Arbitration Enable (ABE) bit in the Operating Mode<br>Register. When set, the DSP enters the Asynchronous Arbitration mode,<br>which eliminates the BB and BG set-up and hold time requirements with<br>respect to CLKOUT. |
| PCAP        | Input  | Input                 | <b>PLL Capacitor</b> —An input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to $V_{CCP}$ .  |
|             |        |                       | If the PLL is not used, PCAP can be tied to $V_{CC}$ , GND, or left floating.  |
| PINIT       | Input  | Input                 | <b>PLL Initial</b> —During assertion of RESET, the value of PINIT is written into the PLL enable (PEN) bit of the PLL control (PCTL) register, determining whether the PLL is enabled or disabled.   |
| NMI         | Input  |                       | <b>Nonmaskable Interrupt</b> —After RESET deassertion and during normal instruction processing, this Schmitt-trigger input is the negative-edge-triggered NMI request internally synchronized to CLKOUT.   |

Table 1-5. Phase-Locked Loop Signals

### **1.5 External Memory Expansion Port (Port A)**

**Note:** When the DSP56311 enters a low-power standby mode (stop or wait), it releases bus mastership and tristates the relevant Port A signals: A[0–17], D[0–23], AA[0–3], RD, WR, BB.

#### 1.5.1 External Address Bus

| Signal Name | Туре   | State During<br>Reset, Stop,<br>or Wait | Signal Description  |
|-------------|--------|---|---|
| A[0-17]     | Output | Tri-stated                              | Address Bus—When the DSP is the bus master, A[0–17] are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A[0–17] do not change state when external memory spaces are not being accessed. |

Table 1-6. External Address Bus Signals



### 1.7 Host Interface (HI08)

The HI08 provides a fast, 8-bit, parallel data port that connects directly to the host bus. The HI08 supports a variety of standard buses and connects directly to a number of industry-standard microcomputers, microprocessors, DSPs, and DMA hardware.

#### 1.7.1 Host Port Usage Considerations

Careful synchronization is required when the system reads multiple-bit registers that are written by another asynchronous system. This is a common problem when two asynchronous systems are connected (as they are in the Host port). The considerations for proper operation are discussed in **Table 1-10**.

| Action  | Description  |
|---|--|
| Asynchronous read of receive byte registers   | When reading the receive byte registers, Receive register High (RXH), Receive register Middle (RXM), or Receive register Low (RXL), the host interface programmer should use interrupts or poll the Receive register Data Full (RXDF) flag that indicates data is available. This assures that the data in the receive byte registers is valid.  |
| Asynchronous write to transmit byte registers | The host interface programmer should not write to the transmit byte registers, Transmit register High (TXH), Transmit register Middle (TXM), or Transmit register Low (TXL), unless the Transmit register Data Empty (TXDE) bit is set indicating that the transmit byte registers are empty. This guarantees that the transmit byte registers transfer valid data to the Host Receive (HRX) register. |
| Asynchronous write to host vector             | The host interface programmer must change the Host Vector (HV) register only when the Host Command bit (HC) is clear. This practice guarantees that the DSP interrupt control logic receives a stable vector.  |

| Table 1-10. | Host Port Usage Considerations   |
|-------------|----------------------------------|
|             | These Tone oblige considerations |

### 1.7.2 Host Port Configuration

HI08 signal functions vary according to the programmed configuration of the interface as determined by the 16 bits in the HI08 Port Control Register.

| Signal Name | Туре            | State During<br>Reset <sup>1,2</sup> | Signal Description  |
|-------------|-----------------|--------------------------------------|---|
| H[0–7]      | Input/Output    | Ignored Input                        | <b>Host Data</b> —When the HI08 is programmed to interface with a non-multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional Data bus.                    |
| HAD[0-7]    | Input/Output    |                                      | <b>Host Address</b> —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional multiplexed Address/Data bus. |
| PB[0-7]     | Input or Output |                                      | <b>Port B 0–7</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, these signals are individually programmed as inputs or outputs through the HI08 Data Direction Register.   |

Table 1-11.Host Interface



| Signal Name                           | Туре   | State During<br>Reset <sup>1,2</sup>                                    | Signal Description   |
|---------------------------------------|--|---|--|
| SCK1                                  | Input/Output   | Ignored Input   | <b>Serial Clock</b> —Provides the serial bit rate clock for the ESSI. The SCK1 is a clock input or output used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes.  |
|                                       |  |   | Although an external serial clock can be independent of and asynchronous to<br>the DSP system clock, it must exceed the minimum clock cycle time of 6T (that<br>is, the system clock frequency must be at least three times the external ESSI<br>clock frequency). The ESSI needs at least three DSP phases inside each half of<br>the serial clock. |
| PD3                                   | Input or Output  |   | <b>Port D 3</b> —The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SCK1 through the Port D Control Register.   |
| SRD1                                  | Input  | Ignored Input   | Serial Receive Data—Receives serial data and transfers the data to the ESSI Receive Shift Register. SRD1 is an input when data is being received.  |
| PD4                                   | Input or Output  |   | <b>Port D 4</b> —The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SRD1 through the Port D Control Register.   |
| STD1                                  | Output   | Ignored Input   | Serial Transmit Data—Transmits data from the Serial Transmit Shift Register. STD1 is an output when data is being transmitted.   |
| PD5                                   | Input or Output  |   | <b>Port D 5</b> —The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal STD1 through the Port D Control Register.   |
| Notes: 1. In th<br>• If th<br>• If th | he Stop state, the sign<br>he last state is input,<br>he last state is outpu | nal maintains the las<br>the signal is an igno<br>t, these lines have w | st state as follows:<br>bred input.<br>yeak keepers that maintain the last output state even if the drivers are tri-stated.  |

Table 1-13. Enhanced Serial Synchronous Interface 1 (Continued)

2. The Wait processing state does not affect the signal state.

### 1.10 Serial Communication Interface (SCI)

The SCI provides a full duplex port for serial communication with other DSPs, microprocessors, or peripherals such as modems.

| Signal Name | Туре            | State During<br>Reset <sup>1,2</sup> | Signal Description   |
|-------------|-----------------|--------------------------------------|--|
| RXD         | Input           | Ignored Input                        | Serial Receive Data—Receives byte-oriented serial data and transfers it to the SCI Receive Shift Register.   |
| PE0         | Input or Output |                                      | <b>Port E 0</b> —The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal RXD through the Port E Control Register. |
| TXD         | Output          | Ignored Input                        | Serial Transmit Data—Transmits data from the SCI Transmit Data Register.   |
| PE1         | Input or Output |                                      | <b>Port E 1</b> —The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal TXD through the Port E Control Register. |

 Table 1-14.
 Serial Communication Interface



| Signal Name  | Туре            | State During<br>Reset <sup>1,2</sup> | Signal Description  |
|--|-----------------|--------------------------------------|---|
| SCLK   | Input/Output    | Ignored Input                        | Serial Clock—Provides the input or output clock used by the transmitter and/or the receiver.  |
| PE2  | Input or Output |                                      | <b>Port E 2</b> —The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal SCLK through the Port E Control Register. |
| <ol> <li>In the Stop state, the signal maintains the last state as follows:         <ul> <li>If the last state is input, the signal is an ignored input.</li> <li>If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated.</li> </ul> </li> <li>The Wait processing state does not affect the signal state.</li> </ol> |                 |                                      |   |

Table 1-14. Serial Communication Interface (Continued)

### 1.11 Timers

The DSP56311 has three identical and independent timers. Each timer can use internal or external clocking and can either interrupt the DSP56311 after a specified number of events (clocks) or signal an external device after counting a specific number of internal events.

| Signal Name  | Туре            | State During<br>Reset <sup>1,2</sup> | Signal Description  |
|--|-----------------|--------------------------------------|---|
| TIO0   | Input or Output | Ignored Input                        | <b>Timer 0 Schmitt-Trigger Input/Output</b> — When Timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When Timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output. |
|  |                 |                                      | The default mode after reset is GPIO input. TIO0 can be changed to output or configured as a timer I/O through the Timer 0 Control/Status Register (TCSR0).   |
| TIO1   | Input or Output | Ignored Input                        | <b>Timer 1 Schmitt-Trigger Input/Output</b> — When Timer 1 functions as an external event counter or in measurement mode, TIO1 is used as input. When Timer 1 functions in watchdog, timer, or pulse modulation mode, TIO1 is used as output. |
|  |                 |                                      | The default mode after reset is GPIO input. TIO1 can be changed to output or configured as a timer I/O through the Timer 1 Control/Status Register (TCSR1).   |
| TIO2   | Input or Output | Ignored Input                        | <b>Timer 2 Schmitt-Trigger Input/Output</b> — When Timer 2 functions as an external event counter or in measurement mode, TIO2 is used as input. When Timer 2 functions in watchdog, timer, or pulse modulation mode, TIO2 is used as output. |
|  |                 |                                      | The default mode after reset is GPIO input. TIO2 can be changed to output or configured as a timer I/O through the Timer 2 Control/Status Register (TCSR2).   |
| <ol> <li>In the Stop state, the signal maintains the last state as follows:         <ul> <li>If the last state is input, the signal is an ignored input.</li> <li>If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated.</li> </ul> </li> <li>The Wait processing state does not affect the signal state.</li> </ol> |                 |                                      |   |

|                    |       |        |       | <b>.</b> |
|--------------------|-------|--------|-------|----------|
| Table <sup>·</sup> | 1-15. | Triple | Timer | Signals  |



| Na     | Characteristics  | Cumbel   | 150 MHz  |  |  |
|--------|--|--|--|--|--|
| NO.    | Characteristics  | Symbol   | Min  | Max  |  |
| 1      | Frequency of EXTAL (EXTAL Pin Frequency)<br>The rise and fall time of this external clock should be 3 ns maximum.  | Ef   | 0  | 150.0  |  |
| 2      | <ul> <li>EXTAL input high<sup>1, 2</sup></li> <li>With PLL disabled (46.7%–53.3% duty cycle<sup>6</sup>)</li> <li>With PLL enabled (42.5%–57.5% duty cycle<sup>6</sup>)</li> </ul>   | ET <sub>H</sub>  | 3.11 ns<br>2.83 ns   | ∞<br>157.0 μs                                    |  |
| 3      | <ul> <li>EXTAL input low<sup>1, 2</sup></li> <li>With PLL disabled (46.7%–53.3% duty cycle<sup>6</sup>)</li> <li>With PLL enabled (42.5%–57.5% duty cycle<sup>6</sup>)</li> </ul>  | ETL  | 3.11 ns<br>2.83 ns   | ∞<br>157.0 μs                                    |  |
| 4      | EXTAL cycle time <sup>2</sup> <ul> <li>With PLL disabled</li> <li>With PLL enabled</li> </ul>  | ET <sub>C</sub>  | 6.67 ns<br>6.67 ns   | ∞<br>273.1 μs                                    |  |
| 5      | Internal clock change from EXTAL fall with PLL disabled  |  | 4.3 ns   | 11.0 ns  |  |
| 6      | a.Internal clock rising edge from EXTAL rising edge with PLL enabled (MF = 1 or 2 or 4, PDF = 1, Ef > 15 MHz)^{3,5}  |  | 0.0 ns   | 1.8 ns   |  |
|        | b. Internal clock falling edge from EXTAL falling edge with PLL enabled (MF ≤4, PDF $\neq$ 1, Ef / PDF > 15 MHz) <sup>3,5</sup>  |  | 0.0 ns   | 1.8 ns   |  |
| 7      | Instruction cycle time = I <sub>CYC</sub> = T <sub>C</sub> <sup>4</sup><br>(see <b>Figure 2-4</b> ) (46.7%–53.3% duty cycle)<br>• With PLL disabled<br>• With PLL enabled  | I <sub>CYC</sub>   | 13.33 ns<br>6.7 ns   | ∞<br>8.53 μs                                     |  |
| Notes: | <ol> <li>Measured at 50 percent of the input transition.</li> <li>The maximum value for PLL enabled is given for minimum VCO frequency (see 1)</li> <li>Periodically sampled and not 100 percent tested.</li> <li>The maximum value for PLL enabled is given for minimum VCO frequency and m</li> <li>The skew is not guaranteed for any other MF value.</li> <li>The indicated duty cycle is for the specified maximum frequency for which a part required for correction operation, however, remains the same at lower operating frequency is used, the signal symmetry may vary from the specified duty cycle as</li> </ol> | Table 2-4) and r<br>naximum DF.<br>is rated. The m<br>frequencies; the<br>s long as the mi | maximum MF.<br>inimum clock h<br>erefore, when a<br>nimum high tim | igh or low time<br>lower clock<br>e and low time |  |

#### Table 2-5. Clock Operation

### 2.4.3 Phase Lock Loop (PLL) Characteristics

requirements are met.

| Table 2-6. | PLL Characteristics |
|------------|---------------------|
|            |                     |

| Characteristics   | 150 MHz                            |                              |          |
|---|------------------------------------|------------------------------|----------|
| Characteristics   | Min                                | Max                          | Onit     |
| Voltage Controlled Oscillator (VCO) frequency when PLL enabled (MF $\times$ Ef $\times$ 2/PDF)                      | 30                                 | 300                          | MHz      |
| PLL external capacitor (PCAP pin to V <sub>CCP</sub> ) (C <sub>PCAP</sub> <sup>1</sup> )<br>• @ MF ≤4<br>• @ MF > 4 | (580 × MF) −100<br>830 × MF        | (780 × MF) −140<br>1470 × MF | pF<br>pF |
| Note: C <sub>PCAP</sub> is the value of the PLL capacitor (connected between the PCAP pin listed above.             | and V <sub>CCP</sub> ) computed us | sing the appropriate expr    | ession   |



#### 2.4.4 Reset, Stop, Mode Select, and Interrupt Timing

| Table 2-7. | Reset. Stop.   | Mode Select.   | and Interrupt | Timina <sup>6</sup> |
|------------|----------------|----------------|---------------|---------------------|
|            | 1100001, 010p, | 111000 001000, | and meenape   |                     |

| Na  | Oberesteristics   | Furnessian   | 150   | 11                                   |                            |
|-----|---|--|---|--------------------------------------|----------------------------|
| NO. | Characteristics   | Expression   | Min   | Max                                  | Unit                       |
| 8   | Delay from RESET assertion to all pins at reset value <sup>3</sup>  | —  | —   | 26.0                                 | ns                         |
| 9   | <ul> <li>Required RESET duration<sup>4</sup></li> <li>Power on, external clock generator, PLL disabled</li> <li>Power on, external clock generator, PLL enabled</li> <li>Power on, internal oscillator</li> <li>During STOP, XTAL disabled (PCTL Bit 16 = 0)</li> <li>During STOP, XTAL enabled (PCTL Bit 16 = 1)</li> <li>During normal operation</li> </ul> | $\begin{array}{c} \text{Minimum:} \\ 50 \times \text{ET}_{\text{C}} \\ 1000 \times \text{ET}_{\text{C}} \\ 75000 \times \text{ET}_{\text{C}} \\ 75000 \times \text{ET}_{\text{C}} \\ 2.5 \times \text{T}_{\text{C}} \\ 2.5 \times \text{T}_{\text{C}} \end{array}$ | 333.3<br>6.67<br>0.50<br>0.50<br>16.7<br>16.7 | <br>                                 | ns<br>µs<br>ms<br>ns<br>ns |
| 10  | <ul> <li>Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion)<sup>5</sup></li> <li>Minimum</li> <li>Maximum</li> </ul>   | $3.25 \times T_{C} + 2.0$<br>20.25 × T <sub>C</sub> + 10   | 23.7  | <br>145.0                            | ns<br>ns                   |
| 13  | Mode select set-up time   |  | 30.0  | —                                    | ns                         |
| 14  | Mode select hold time   |  | 0.0   | —                                    | ns                         |
| 15  | Minimum edge-triggered interrupt request assertion width  |  | 6.6   | —                                    | ns                         |
| 16  | Minimum edge-triggered interrupt request deassertion width  |  | 6.6   | —                                    | ns                         |
| 17  | <ul> <li>Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid</li> <li>Caused by first interrupt instruction fetch</li> <li>Caused by first interrupt instruction execution</li> </ul>  | Minimum:<br>$4.25 \times T_{C} + 2.0$<br>$7.25 \times T_{C} + 2.0$   | 30.4<br>51.0                                  | _<br>_                               | ns<br>ns                   |
| 18  | Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general-<br>purpose transfer output valid caused by first interrupt instruction<br>execution  | Minimum:<br>10 × T <sub>C</sub> + 5.0  | 72.0  | _                                    | ns                         |
| 19  | Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts <sup>1, 7, 8</sup>   | Maximum:<br>(WS + 3.75) × T <sub>C</sub> – 10.94   | —   | Note 8                               | ns                         |
| 20  | Delay from $\overline{\text{RD}}$ assertion to interrupt request deassertion for level sensitive fast interrupts <sup>1, 7, 8</sup>   | Maximum:<br>(WS + 3.25) × T <sub>C</sub> - 10.94   | _   | Note 8                               | ns                         |
| 21  | Delay from $\overline{WR}$ assertion to interrupt request deassertion for level<br>sensitive fast interrupts <sup>1, 7, 8</sup><br>• DRAM for all WS<br>• SRAM WS = 1<br>• SRAM WS = 2, 3<br>• SRAM WS $\geq$ 4   | $\begin{array}{c} \mbox{Maximum:} \\ (WS + 3.5) \times T_C - 10.94 \\ (WS + 3.5) \times T_C - 10.94 \\ (WS + 3) \times T_C - 10.94 \\ (WS + 2.5) \times T_C - 10.94 \end{array}$   | <br><br>                                      | Note 8<br>Note 8<br>Note 8<br>Note 8 | ns<br>ns<br>ns             |
| 24  | Duration for IRQA assertion to recover from Stop state  |  | 5.9   | —                                    | ns                         |
| 25  | <ul> <li>Delay from IRQA assertion to fetch of first instruction (when exiting Stop)<sup>2, 3</sup></li> <li>PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (Operating Mode Register Bit 6 = 0)</li> </ul>   | PLC × ET <sub>C</sub> × PDF + (128 K –<br>PLC/2) × T <sub>C</sub>  | 1.3   | 9.1                                  | ms                         |
|     | <ul> <li>PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1)</li> <li>PLL is active during Stop (PCTL Bit 17 = 1) (Implies No Stop Delay)</li> </ul>  | $\begin{array}{c} PLC\timesET_{C}\timesPDF+(23.75\pm\\ 0.5)\timesT_{C}\\ (8.25\pm0.5)\timesT_{C}\end{array}$   | 232.5 ns<br>51.7                              | 12.3 ms<br>58.3                      | ns                         |









Figure 2-6. Operating Mode Select Timing



Figure 2-7. Recovery from Stop State Using IRQA



Figure 2-8. Recovery from Stop State Using IRQA Interrupt Service





![](_page_9_Figure_3.jpeg)

![](_page_9_Figure_4.jpeg)

Figure 2-11. SRAM Write Access

DSP56311 Technical Data, Rev. 8

![](_page_10_Picture_0.jpeg)

|        |   |   |  | 150           |       |      |
|--------|---|---|--|---------------|-------|------|
| No.    | Characteristic <sup>10</sup> Expression   |   |  |               |       | Unit |
|        |   |   |  | Min           | Max   |      |
| 340    | Delay fror<br>Register"   | m data strobe assertion to host request deassertion for "Last Data read or write (HROD=0) <sup>4, 7, 8</sup>                              |  | —             | 13.0  | ns   |
| 341    | Delay fror<br>Register"   | m data strobe assertion to host request deassertion for "Last Data read or write (HROD=1, open drain host request) <sup>4, 7, 8, 9</sup>  |  | _             | 300.0 | ns   |
| Notes: | <ol> <li>See the Programmer's Model section in the chapter on the HI08 in the DSP56311 User's Manual.</li> <li>In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.</li> <li>This timing is applicable only if two consecutive reads from one of these registers are executed.</li> <li>The data strobe is Host Read (HRD) or Host Write (HWR) in the Dual Data Strobe mode and Host Data Strobe (HDS) in the Sizela Data Strobe mode.</li> </ol>                                     |   |  |               |       |      |
|        | 5. Th<br>6. Th  | he read data strobe is HRD in the Dual Data Strobe mode and HDS in the write data strobe is HWR in the Dual Data Strobe mode and HDS in t | ne Single Data Strobe m<br>he Single Data Strobe m | ode.<br>10de. |       |      |
|        | <ol> <li>The write data should is triver in the Dual Strobe mode and HDS in the Single Data Should indue.</li> <li>The host request is HREQ in the Single Host Request mode and HRRQ and HTRQ in the Double Host Request mode.</li> <li>The "Last Data Register" is the register at address \$7, which is the last location to be read or written in data transfers. This is RXL/TXL in the Big Endian mode (HLEND = 0; HLEND is the Interface Control Register bit 7—ICR[7]), or RXH/TXH in the Little Endian mode (HLEND = 1).</li> </ol> |   |  |               |       |      |

#### Host Interface Timings<sup>1,2,12</sup> (Continued) Table 2-14.

In th calculation, the host request signal is pulled up by a 4.7 k $\Omega$  resistor in the Open-drain mode.

**10.**  $V_{CCQH} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{CC} = 1.8 \text{ V} \pm 0.1 \text{ V}; T_J = -40^{\circ}\text{C} \text{ to } +100 \text{ }^{\circ}\text{C}, C_L = 50 \text{ pF}$ 

11. This timing is applicable only if a read from the "Last Data Register" is followed by a read from the RXL, RXM, or RXH registers without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ signal.

12. After the external host writes a new value to the ICR, the HI08 is ready for operation after three DSP clock cycles (3 × Tc).

![](_page_10_Figure_8.jpeg)

Figure 2-20. Host Interrupt Vector Register (IVR) Read Timing Diagram

![](_page_11_Picture_0.jpeg)

| Ball<br>No. | Signal Name                  | Ball<br>No. | Signal Name       | Ball<br>No. | Signal Name      |
|-------------|------------------------------|-------------|-------------------|-------------|------------------|
| A1          | Not Connected (NC), reserved | B12         | D8                | D9          | GND              |
| A2          | SC11 or PD1                  | B13         | D5                | D10         | GND              |
| A3          | TMS                          | B14         | NC                | D11         | GND              |
| A4          | TDO                          | C1          | SC02 or PC2       | D12         | D1               |
| A5          | MODB/IRQB                    | C2          | STD1 or PD5       | D13         | D2               |
| A6          | D23                          | C3          | тск               | D14         | V <sub>CCD</sub> |
| A7          | V <sub>CCD</sub>             | C4          | MODA/IRQA         | E1          | STD0 or PC5      |
| A8          | D19                          | C5          | MODC/IRQC         | E2          | V <sub>CCS</sub> |
| A9          | D16                          | C6          | D22               | E3          | SRD0 or PC4      |
| A10         | D14                          | C7          | V <sub>CCQL</sub> | E4          | GND              |
| A11         | D11                          | C8          | D18               | E5          | GND              |
| A12         | D9                           | C9          | V <sub>CCD</sub>  | E6          | GND              |
| A13         | D7                           | C10         | D12               | E7          | GND              |
| A14         | NC                           | C11         | V <sub>CCD</sub>  | E8          | GND              |
| B1          | SRD1 or PD4                  | C12         | D6                | E9          | GND              |
| B2          | SC12 or PD2                  | C13         | D3                | E10         | GND              |
| B3          | TDI                          | C14         | D4                | E11         | GND              |
| B4          | TRST                         | D1          | PINIT/NMI         | E12         | A17              |
| B5          | MODD/IRQD                    | D2          | SC01 or PC1       | E13         | A16              |
| B6          | D21                          | D3          | DE                | E14         | D0               |
| B7          | D20                          | D4          | GND               | F1          | RXD or PE0       |
| B8          | D17                          | D5          | GND               | F2          | SC10 or PD0      |
| B9          | D15                          | D6          | GND               | F3          | SC00 or PC0      |
| B10         | D13                          | D7          | GND               | F4          | GND              |
| B11         | D10                          | D8          | GND               | F5          | GND              |

 Table 3-1.
 Signal List by Ball Number

![](_page_12_Picture_0.jpeg)

| Signal Name | Ball<br>No. | Signal Name | Ball<br>No. | Signal Name       | Ball<br>No. |
|-------------|-------------|-------------|-------------|-------------------|-------------|
| ĪRQĀ        | C4          | PC3         | H3          | STD1              | C2          |
| IRQB        | A5          | PC4         | E3          | TA                | P10         |
| IRQC        | C5          | PC5         | E1          | тск               | C3          |
| IRQD        | B5          | PCAP        | P5          | TDI               | B3          |
| MODA        | C4          | PD0         | F2          | TDO               | A4          |
| MODB        | A5          | PD1         | A2          | TIO0              | L3          |
| MODC        | C5          | PD2         | B2          | TIO1              | L2          |
| MODD        | B5          | PD3         | G1          | TIO2              | КЗ          |
| NC          | A1          | PD4         | B1          | TMS               | A3          |
| NC          | A14         | PD5         | C2          | TRST              | B4          |
| NC          | B14         | PE0         | F1          | TXD               | G3          |
| NC          | P1          | PE1         | G3          | V <sub>CCA</sub>  | H12         |
| NC          | P14         | PE2         | G2          | V <sub>CCA</sub>  | K12         |
| NMI         | D1          | PINIT       | D1          | V <sub>CCA</sub>  | L12         |
| PB0         | M5          | RASO        | N13         | V <sub>CCC</sub>  | N12         |
| PB1         | P4          | RAS1        | P12         | V <sub>CCC</sub>  | P9          |
| PB10        | M2          | RAS2        | P7          | V <sub>CCD</sub>  | A7          |
| PB11        | J2          | RAS3        | N7          | V <sub>CCD</sub>  | C9          |
| PB12        | J3          | RD          | M12         | V <sub>CCD</sub>  | C11         |
| PB13        | L1          | RESET       | N5          | V <sub>CCD</sub>  | D14         |
| PB14        | K2          | RXD         | F1          | V <sub>CCH</sub>  | M4          |
| PB15        | J1          | SC00        | F3          | V <sub>CCP</sub>  | M6          |
| PB2         | N4          | SC01        | D2          | V <sub>CCQH</sub> | F12         |
| PB3         | P3          | SC02        | C1          | V <sub>CCQH</sub> | H1          |
| PB4         | N3          | SC10        | F2          | V <sub>CCQH</sub> | M7          |
| PB5         | P2          | SC11        | A2          | V <sub>CCQL</sub> | C7          |
| PB6         | N1          | SC12        | B2          | V <sub>CCQL</sub> | G13         |
| PB7         | N2          | SCK0        | H3          | V <sub>CCQL</sub> | H2          |
| PB8         | М3          | SCK1        | G1          | V <sub>CCQL</sub> | N9          |
| PB9         | M1          | SCLK        | G2          | V <sub>CCS</sub>  | E2          |
| PC0         | F3          | SRD0        | E3          | V <sub>CCS</sub>  | K1          |
| PC1         | D2          | SRD1        | B1          | WR                | M11         |
| PC2         | C1          | STD0        | E1          | XTAL              | P8          |

 Table 3-2.
 Signal List by Signal Name (Continued)

![](_page_13_Picture_0.jpeg)

### 3.2 MAP-BGA Package Mechanical Drawing

![](_page_13_Figure_2.jpeg)

#### CASE 1128C-01 ISSUE O

DATE 07/28/98

Figure 3-3. DSP56311 Mechanical Information, 196-pin MAP-BGA Package

![](_page_14_Picture_0.jpeg)

## **Design Considerations**

This section describes various areas to consider when incorporating the DSP56311 device into a system design.

### 4.1 Thermal Design Considerations

An estimate of the chip junction temperature,  $T_J$ , in  $^\circ C$  can be obtained from this equation:

**Equation 1:** 
$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

| T <sub>A</sub>  | = | ambient temperature °C  |
|-----------------|---|---|
| $R_{\theta JA}$ | = | package junction-to-ambient thermal resistance $^{\circ}\mathrm{C/W}$ |
| P <sub>D</sub>  | = | power dissipation in package  |

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance, as in this equation:

**Equation 2:**  $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 

Where:

| $R_{\theta JA}$ | = | package junction-to-ambient thermal resistance $^\circ C/W$ |
|-----------------|---|---|
| $R_{\theta JC}$ | = | package junction-to-case thermal resistance °C/W            |
| $R_{\theta CA}$ | = | package case-to-ambient thermal resistance °C/W             |

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB) or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90 percent of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system-level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimates obtained from  $R_{\theta JA}$  do not satisfactorily answer whether the thermal performance is adequate, a system-level model may be appropriate.

A complicating factor is the existence of three common ways to determine the junction-to-case thermal resistance in plastic packages.

![](_page_15_Picture_1.jpeg)

- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, IRQC, IRQD, TA, and BG pins. Maximum PCB trace lengths on the order of 6 inches are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when you calculate capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V<sub>CC</sub> and GND circuits.
- All inputs must be terminated (that is, not allowed to float) by CMOS levels except for the three pins with internal pull-up resistors (TRST, TMS, DE).
- Take special care to minimize noise levels on the  $V_{CCP}$ ,  $GND_P$ , and  $GND_{P1}$  pins.
- The following pins must be asserted during power-up: RESET and TRST. A stable EXTAL signal should be supplied before deassertion of RESET. If the V<sub>CC</sub> reaches the required level before EXTAL is stable or other "required RESET duration" conditions are met (see Table 2-7), the device circuitry can be in an uninitialized state that may result in significant power consumption and heat-up. Designs should minimize this condition to the shortest possible duration.
- Ensure that during power-up, and throughout the DSP56311 operation, V<sub>CCQH</sub> is always higher or equal to the V<sub>CC</sub> voltage level.
- If multiple DSP devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.
- The Port A data bus (D[0–23]), HI08, ESSI0, ESSI1, SCI, and timers all use internal keepers to maintain the last output value even when the internal signal is tri-stated. Typically, no pull-up or pull-down resistors should be used with these signal lines. However, if the DSP is connected to a device that requires pull-up resistors (such as an MPC8260), the recommended resistor value is 10 K $\Omega$  or less. If more than one DSP must be connected in parallel to the other device, the pull-up resistor value requirement changes as follows:
  - 2 DSPs = 7 K $\Omega$  or less
  - -3 DSPs = 4 K $\Omega$  or less
  - 4 DSPs = 3 K $\Omega$  or less
  - $5 \text{ DSPs} = 2 \text{ K}\Omega \text{ or less}$
  - -6 DSPs = 1.5 K $\Omega$  or less

#### 4.3 Power Consumption Considerations

Power dissipation is a key issue in portable DSP applications. Some of the factors affecting current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes. Current consumption is described by this formula:

#### **Equation 3:** $I = C \times V \times f$

Where:

| С | = | node/pin capacitance         |
|---|---|------------------------------|
| V | = | voltage swing                |
| f | = | frequency of node/pin toggle |
|   |   |                              |

Example 4-1. Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, with a 66 MHz clock, toggling at its maximum possible rate (33 MHz), the current consumption is expressed in **Equation 4**.

![](_page_16_Picture_0.jpeg)

n Considerations

#### **Equation 4:** $I = 50 \times 10^{-12} \times 3.3 \times 33 \times 10^{6} = 5.48 \ mA$

The maximum internal current ( $I_{CCI}$ max) value reflects the typical possible switching of the internal buses on bestcase operation conditions—not necessarily a real application case. The typical internal current ( $I_{CCItyp}$ ) value reflects the average switching of the internal buses on typical operating conditions. Perform the following steps for applications that require very low current consumption:

- **1.** Set the EBD bit when you are not accessing external memory.
- 2. Minimize external memory accesses, and use internal memory accesses.
- **3.** Minimize the number of pins that are switching.
- **4.** Minimize the capacitive load on the pins.
- 5. Connect the unused inputs to pull-up or pull-down resistors.
- **6.** Disable unused peripherals.
- 7. Disable unused pin activity (for example, CLKOUT, XTAL).

One way to evaluate power consumption is to use a current-per-MIPS measurement methodology to minimize specific board effects (that is, to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A**. Use the test algorithm, specific test current measurements, and the following equation to derive the current-per-MIPS value.

Equation 5: ' MIPS = I/ MHz =  $(I_{typF2} - I_{typF1})$ / (F2 - F1

Where:

| I <sub>typF2</sub> | = | current at F2   |  |
|--------------------|---|---|--|
| I <sub>typF1</sub> | = | current at F1   |  |
| F2                 | = | high frequency (any specified operating frequency)              |  |
| F1                 | = | low frequency (any specified operating frequency lower than F2) |  |

**Note:** F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

### 4.4 PLL Performance Issues

The following explanations should be considered as general observations on expected PLL behavior. There is no test that replicates these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.

#### 4.4.1 Phase Skew Performance

The phase skew of the PLL is defined as the time difference between the falling edges of EXTAL and CLKOUT for a given capacitive load on CLKOUT, over the entire process, temperature and voltage ranges. As defined in **Figure 2**-2, *External Clock Timing*, on page 2-5 for input frequencies greater than 15 MHz and the MF  $\leq$ 4, this skew is greater than or equal to 0.0 ns and less than 1.8 ns; otherwise, this skew is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this skew is between -1.4 ns and +3.2 ns.

![](_page_17_Picture_0.jpeg)

#### 4.4.3 Frequency Jitter Performance

The frequency jitter of the PLL is defined as the variation of the frequency of CLKOUT. For small MF (MF < 10) this jitter is smaller than 0.5 percent. For mid-range MF (10 < MF < 500) this jitter is between 0.5 percent and approximately 2 percent. For large MF (MF > 500), the frequency jitter is 2–3 percent.

## 4.5 Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5 percent. If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time), then the allowed jitter can be 2 percent. The phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed values.

![](_page_18_Picture_0.jpeg)

#### Pr Consumption Benchmark

|   | đa       | Ċ742±00               |                         |  |  |
|---|----------|-----------------------|-------------------------|--|--|
|   | de<br>Ja | \$A43E00              |                         |  |  |
|   | ac       | \$C2B639              |                         |  |  |
|   | ac       | \$85A47E              |                         |  |  |
|   | dc       | ŞABFDDF               |                         |  |  |
|   | dc       | \$F3A2C               |                         |  |  |
|   | dc       | \$2D7CF5              |                         |  |  |
|   | dc       | \$E16A8A              |                         |  |  |
|   | dc       | \$ECB8FB              |                         |  |  |
|   | dc       | \$4BED18              |                         |  |  |
|   | dc       | \$43F371              |                         |  |  |
|   | dc       | \$832556              |                         |  |  |
|   | de       | \$5313330<br>\$F1F9D7 |                         |  |  |
|   | de       | ¢ACA2C4               |                         |  |  |
|   | ac       | SACAZC4               |                         |  |  |
|   | ac       | \$8135AD              |                         |  |  |
|   | dc       | \$2CEUE2              |                         |  |  |
|   | dc       | \$8F2C73              |                         |  |  |
|   | dc       | \$432730              |                         |  |  |
|   | dc       | \$A87FA9              |                         |  |  |
|   | dc       | \$4A292E              |                         |  |  |
|   | dc       | \$A63CCF              |                         |  |  |
|   | dc       | \$6BA65C              |                         |  |  |
|   | dc       | \$E06D65              |                         |  |  |
|   | dc       | \$1AA3A               |                         |  |  |
|   | dc       | \$A1B6FB              |                         |  |  |
|   | de       | \$187018              |                         |  |  |
|   | de       | \$40AC40              |                         |  |  |
|   | de       | SEF / AEL             |                         |  |  |
|   | de<br>J. | \$0E3000              |                         |  |  |
|   | ac       | \$62F6C7              |                         |  |  |
|   | ac       | \$6064F4              |                         |  |  |
|   | dc       | \$87E41D              |                         |  |  |
|   | dC       | \$CB2692              |                         |  |  |
|   | dc       | \$2C3863              |                         |  |  |
|   | dc       | \$C6BC60              |                         |  |  |
|   | dc       | \$43A519              |                         |  |  |
|   | dc       | \$6139DE              |                         |  |  |
|   | dc       | \$ADF7BF              |                         |  |  |
|   | dc       | \$4B3E8C              |                         |  |  |
|   | dc       | \$6079D5              |                         |  |  |
|   | dc       | \$E0F5EA              |                         |  |  |
|   | dc       | \$8230DB              |                         |  |  |
|   | dc       | \$A3B778              |                         |  |  |
|   | dc       | \$2BFE51              |                         |  |  |
|   | dc       | \$E0A6B6              |                         |  |  |
|   | dc       | \$68FFB7              |                         |  |  |
|   | dc       | \$28F324              |                         |  |  |
|   | dc       | \$8F2E8D              |                         |  |  |
|   | dc       | \$667842              |                         |  |  |
|   | dc       | \$83E053              |                         |  |  |
|   | de       | \$05E055<br>\$1FD90   |                         |  |  |
|   | da       | \$ATTD50              |                         |  |  |
|   | da       | \$0D2009              |                         |  |  |
|   | de<br>de | \$0JDUOE              |                         |  |  |
|   | ac       | \$622EAF              |                         |  |  |
|   | ac       | \$6162BC              |                         |  |  |
|   | dC       | ŞE4A245               |                         |  |  |
| YDA'I'_END                              |          |                       |                         |  |  |
| • * * * * * * * * * * * * * * * * * * * |          |                       |                         |  |  |
|   |          |                       |                         |  |  |
| :                                       | FOUATES  | for DSP56311          | I/O registers and ports |  |  |
| ;                                       | -201110  | _01 20130311          | -,                      |  |  |
| ;                                       | Last. un | late: June 11         | 1995                    |  |  |
| ;                                       | s apo    |                       |                         |  |  |
| ;************************************   |          |                       |                         |  |  |

DSP56311 Technical Data, Rev. 8

![](_page_19_Picture_0.jpeg)

![](_page_20_Picture_0.jpeg)