#### NXP USA Inc. - DSP56311VL150B1 Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

Product Status	Obsolete
Туре	Fixed Point
Interface	Host Interface, SSI, SCI
Clock Rate	150MHz
Non-Volatile Memory	ROM (576B)
On-Chip RAM	384kB
Voltage - I/O	3.30V
Voltage - Core	1.80V
Operating Temperature	-40°C ~ 100°C (TJ)
Mounting Type	Surface Mount
Package / Case	196-LBGA
Supplier Device Package	196-LBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/dsp56311vl150b1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Signals/Connections

The DSP56311 input and output signals are organized into functional groups as shown in **Table 1-1**. **Figure 1-1** diagrams the DSP56311 signals by functional group. The remainder of this chapter describes the signal pins in each functional group.

Functional Group						
Power (V <sub>CC</sub> )			20			
Ground (GN	D)		66			
Clock			2			
PLL			3			
Address bus			18			
Data bus		Port A <sup>1</sup>	24			
Bus control						
Interrupt and mode control						
Host interfac	Host interface (HI08) Port B <sup>2</sup>					
Enhanced s	nchronous serial interface (ESSI)	Ports C and D <sup>3</sup>	12			
Serial comm	unication interface (SCI)	Port E <sup>4</sup>	3			
Timer		L	3			
OnCE/JTAG Port						
Notes: 1. 2. 3. 4. 5.	Port A signals define the external memory interface port, including the external a Port B signals are the HI08 port signals multiplexed with the GPIO signals. Port C and D signals are the two ESSI port signals multiplexed with the GPIO si Port E signals are the SCI port signals multiplexed with the GPIO signals. There are 5 signal connections that are not used. These are designated as no c <b>Chapter 3</b> ).	address bus, data bus, an gnals. onnect (NC) in the packaę	d control signals. ge description (see			

Table 1-1.	DSP56311	Functional	Signal	Groupinas
	000011	i anotional	erginar	anoapingo

**Note:** The Clock Output (CLKOUT), BCLK, BCLK, CAS, and RAS[0–3] signals used by other DSP56300 family members are supported by the DSP56311 at operating frequencies up to 100 MHz. Therefore, above 100 MHz, you must enable bus arbitration by setting the Asynchronous Bus Arbitration Enable Bit (ABE) in the operating mode register. When set, the ABE bit eliminates the required set-up and hold times for BB and BG with respect to CLKOUT. In addition, DRAM access is not supported above 100 MHz.





- Notes: 1. The HI08 port supports a non-multiplexed or a multiplexed bus, single or double Data Strobe (DS), and single or double Host Request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HI08 signals can also be configured alternatively as GPIO signals (PB[0–15]). Signals with dual designations (for example, HAS/HAS) have configurable polarity.
  - The ESSI0, ESSI1, and SCI signals are multiplexed with the Port C GPIO signals (PC[0–5]), Port D GPIO signals (PD[0–5]), and Port E GPIO signals (PE[0–2]), respectively.
  - **3.** TIO[0–2] can be configured as GPIO signals.
  - 4. CLKOUT, BCLK, BCLK, CAS, and RAS[0-3] are valid only for operating frequencies ≤100 MHz.

Figure 1-1. Signals Identified by Functional Group

DSP56311 Technical Data, Rev. 8



## **1.6 Interrupt and Mode Control**

The interrupt and mode control signals select the chip operating mode as it comes out of hardware reset. After RESET is deasserted, these inputs are hardware interrupt request lines.

Signal Name	Туре	State During Reset	Signal Description	
MODA	Input	Schmitt-trigger Input	<b>Mode Select A</b> —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.	
ĪRQĀ	Input		<b>External Interrupt Request A</b> —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the STOP or WAIT standby state and IRQA is asserted, the processor exits the STOP or WAIT state.	
MODB	Input	Schmitt-trigger Input	<b>Mode Select B</b> —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.	
ĪRQB	Input		<b>External Interrupt Request B</b> —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQB is asserted, the processor exits the WAIT state.	
MODC	Input	Schmitt-trigger Input	<b>Mode Select C</b> —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.	
IRQC	Input		<b>External Interrupt Request C</b> —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQC is asserted, the processor exits the WAIT state.	
MODD	Input	Schmitt-trigger Input	Mode Select D—MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.	
ĪRQD	Input		<b>External Interrupt Request D</b> —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQD is asserted, the processor exits the WAIT state.	
RESET	Input	Schmitt-trigger Input	<b>Reset</b> —Places the chip in the Reset state and resets the internal phase generator. The Schmitt-trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. When the RESET signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The RESET signal must be asserted after powerup.	

Table 1-9.	Interrupt and Mode	Control
------------	--------------------	---------



Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
SCK1	Input/Output	Ignored Input	<b>Serial Clock</b> —Provides the serial bit rate clock for the ESSI. The SCK1 is a clock input or output used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PD3	Input or Output		<b>Port D 3</b> —The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SCK1 through the Port D Control Register.
SRD1	Input	Ignored Input	Serial Receive Data—Receives serial data and transfers the data to the ESSI Receive Shift Register. SRD1 is an input when data is being received.
PD4	Input or Output		<b>Port D 4</b> —The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SRD1 through the Port D Control Register.
STD1	Output	Ignored Input	Serial Transmit Data—Transmits data from the Serial Transmit Shift Register. STD1 is an output when data is being transmitted.
PD5	Input or Output		<b>Port D 5</b> —The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal STD1 through the Port D Control Register.
Notes: 1. In th • If th • If th	he Stop state, the sign he last state is input, he last state is outpu	nal maintains the las the signal is an igno t, these lines have w	st state as follows: bred input. yeak keepers that maintain the last output state even if the drivers are tri-stated.

Table 1-13. Enhanced Serial Synchronous Interface 1 (Continued)

2. The Wait processing state does not affect the signal state.

## 1.10 Serial Communication Interface (SCI)

The SCI provides a full duplex port for serial communication with other DSPs, microprocessors, or peripherals such as modems.

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
RXD	Input	Ignored Input	Serial Receive Data—Receives byte-oriented serial data and transfers it to the SCI Receive Shift Register.
PE0	Input or Output		<b>Port E 0</b> —The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal RXD through the Port E Control Register.
TXD	Output	Ignored Input	Serial Transmit Data—Transmits data from the SCI Transmit Data Register.
PE1	Input or Output		<b>Port E 1</b> —The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal TXD through the Port E Control Register.

 Table 1-14.
 Serial Communication Interface



Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description	
SCLK	Input/Output	Ignored Input	Serial Clock—Provides the input or output clock used by the transmitter and/or the receiver.	
PE2	Input or Output		<b>Port E 2</b> —The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal SCLK through the Port E Control Register.	
<ol> <li>In the Stop state, the signal maintains the last state as follows:         <ul> <li>If the last state is input, the signal is an ignored input.</li> <li>If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated.</li> </ul> </li> <li>The Wait processing state does not affect the signal state.</li> </ol>				

Table 1-14. Serial Communication Interface (Continued)

### 1.11 Timers

The DSP56311 has three identical and independent timers. Each timer can use internal or external clocking and can either interrupt the DSP56311 after a specified number of events (clocks) or signal an external device after counting a specific number of internal events.

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
TIO0 Input or Output		Ignored Input	<b>Timer 0 Schmitt-Trigger Input/Output</b> — When Timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When Timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output.
			The default mode after reset is GPIO input. TIO0 can be changed to output or configured as a timer I/O through the Timer 0 Control/Status Register (TCSR0).
TIO1         Input or Output         Ignored Input         Timer 1 Schmitt-Trigger Input/C external event counter or in meas Timer 1 functions in watchdog, tin as output.		<b>Timer 1 Schmitt-Trigger Input/Output</b> — When Timer 1 functions as an external event counter or in measurement mode, TIO1 is used as input. When Timer 1 functions in watchdog, timer, or pulse modulation mode, TIO1 is used as output.	
			The default mode after reset is GPIO input. TIO1 can be changed to output or configured as a timer I/O through the Timer 1 Control/Status Register (TCSR1).
TIO2	Input or Output	Ignored Input	<b>Timer 2 Schmitt-Trigger Input/Output</b> — When Timer 2 functions as an external event counter or in measurement mode, TIO2 is used as input. When Timer 2 functions in watchdog, timer, or pulse modulation mode, TIO2 is used as output.
			The default mode after reset is GPIO input. TIO2 can be changed to output or configured as a timer I/O through the Timer 2 Control/Status Register (TCSR2).
<ul> <li>Notes: 1. In the Stop state, the signal maintains the last state as follows:</li> <li>If the last state is input, the signal is an ignored input.</li> <li>If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated.</li> <li>2. The Wait processing state does not affect the signal state.</li> </ul>			

				<b>.</b>
Table <sup>·</sup>	1-15.	Triple	Timer	Signals



### 2.4 AC Electrical Characteristics

The timing waveforms shown in the AC electrical characteristics section are tested with a V<sub>IL</sub> maximum of 0.3 V and a V<sub>IH</sub> minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Note 6 of Table 2-2. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50 percent point of the respective input signal's transition. DSP56311 output levels are measured with the production test machine V<sub>OL</sub> and V<sub>OH</sub> reference levels set at 0.4 V and 2.4 V, respectively.

Note: Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 15 MHz and rated speed.

#### **Internal Clocks** 2.4.1

Characteristics	Symbol	Expression		
Characteristics	Symbol	Min	Тур	Max
Internal operation frequency with PLL enabled	f	_	$(Ef \times MF)/$ (PDF × DF)	_
Internal operation frequency with PLL disabled	f		Ef/2	_
<ul> <li>Internal clock high period</li> <li>With PLL disabled</li> <li>With PLL enabled and MF ≤4</li> <li>With PLL enabled and MF &gt; 4</li> </ul>	т <sub>н</sub>	$\begin{array}{c}\\ 0.49 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF}\\ 0.47 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF} \end{array}$	ет <sub>с</sub> — —	$\begin{array}{c}\\ 0.51 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF}\\ 0.53 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF} \end{array}$
<ul> <li>Internal clock low period</li> <li>With PLL disabled</li> <li>With PLL enabled and MF ≤4</li> <li>With PLL enabled and MF &gt; 4</li> </ul>	TL	$\begin{array}{c}\\ 0.49 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF}\\ 0.47 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF} \end{array}$	ET <sub>C</sub> — —	$\begin{array}{c}\\ 0.51 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF}\\ 0.53 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF} \end{array}$
Internal clock cycle time with PLL enabled	Т <sub>С</sub>	—	$ET_C  imes PDF  imes DF/MF$	-
Internal clock cycle time with PLL disabled	T <sub>C</sub>	_	$2 \times \text{ET}_{C}$	_
Instruction cycle time	I <sub>CYC</sub>	_	T <sub>C</sub>	-
<b>Notes:</b> 1. DF = Division Factor; Ef = External frequency; ET <sub>C</sub> = External clock cycle; MF = Multiplication Factor; PDF = Predivision Factor; T <sub>C</sub> = internal clock cycle.				

Га	ble	2-4.	Internal	Clocks
a	DIC	Z- <b>T</b> .	memai	CIUCKS

2. See the PLL and Clock Generation section in the DSP56300 Family Manual for a details on the PLL.



No	Characteristics	Expression	150 MHz		Unit
NO.	Characteristics	Expression	Min	Max	Onit
26	<ul> <li>Duration of level sensitive IRQA assertion to ensure interrupt service (when exiting Stop)<sup>2, 3</sup></li> <li>PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (Operating Mode Register Bit 6 = 0)</li> <li>PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1)</li> <li>PLL is active during Stop (PCTL Bit 17 = 1) (implies no Stop delay)</li> </ul>	$\begin{array}{c} \mbox{Minimum:} \\ \mbox{PLC} \times \mbox{ET}_{C} \times \mbox{PDF} + (128K - \\ \mbox{PLC}/2) \ \times \ \mbox{T}_{C} \\ \\ \mbox{PLC} \times \mbox{ET}_{C} \times \mbox{PDF} + \\ (20.5 \pm 0.5) \ \times \ \mbox{T}_{C} \\ \\ \mbox{5.5} \times \ \mbox{T}_{C} \end{array}$	13.6 12.3 36.7	_	ms ms ns
27	Interrupt Request Rate	Maximum:			
	<ul> <li>HI08, ESSI, SCI, Timer</li> <li>DMA</li> <li>IRQ, NMI (edge trigger)</li> <li>IRQ, NMI (level trigger)</li> </ul>	$12 \times T_{C}$ $8 \times T_{C}$ $8 \times T_{C}$ $12 \times T_{C}$		80.0 53.3 53.3 80.0	ns ns ns ns
28	DMA Request Rate <ul> <li>Data read from HI08, ESSI, SCI</li> <li>Data write to HI08, ESSI, SCI</li> <li>Timer</li> <li>IRQ, NMI (edge trigger)</li> </ul>	$\begin{tabular}{c} \hline Maximum: \\ & 6 \times T_C \\ & 7 \times T_C \\ & 2 \times T_C \\ & 3 \times T_C \end{tabular}$		40.0 46.7 13.3 20.0	ns ns ns ns
29	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory (DMA source) access address out valid	Minimum: 4.25 × T <sub>C</sub> + 2.0	30.3	_	ns
Notes:	<ol> <li>When fast interrupts are used and IRQA, IRQB, IRQC, and IRQD prevent multiple interrupt service. To avoid these timing restriction when fast interrupts are used. Long interrupts are recommended</li> <li>This timing depends on several settings:         <ul> <li>For PLL disable, using internal oscillator (PLL Control Register (Bit 17 = 0), a stabilization delay is required to assure that the osci Stop delay (Operating Mode Register Bit 6 = 0) provides the properit is not recommended, and these specifications do not guarantee</li> <li>For PLL disable, using internal oscillator (PCTL Bit 16 = 0) and a stabilization delay is required and recovery is minimal (Operating</li> <li>For PLL disable, using external clock (PCTL Bit 16 = 1), no stab PCTL Bit 17 and Operating Mode Register Bit 6 settings.</li> <li>For PLL enable, if PCTL Bit 17 is 0, the PLL is shutdown during The PLL lock procedure duration, PLL Lock Cycles (PLC), may b parallel with the stop delay counter, and stop recovery ends wher completes count or PLL lock procedure completion.</li> <li>PLC value for PLL disable is 0.</li> <li>The maximum value for ET<sub>C</sub> is 4096 (maximum MF) divided by th MHz = 62 µs). During the stabilization period, T<sub>C</sub>, T<sub>H</sub>, and T<sub>L</sub> is not well.</li> </ul> </li> <li>Periodically sampled and not 100 percent tested.</li> <li>Value depends on clock source:         <ul> <li>For an internal oscillator, RESET duration is measured will RE reflects the crystal oscillator stabilization time after power-up. This and other components connected to the oscillator and reflects wo</li> <li>When the V<sub>CC</sub> is valid, but the other "required RESET duration" device circuitry is in an uninitialized state that can result in signific minimize this state to the shortest possible duration.</li> </ul> </li> <li>If PLL does not lose lock.</li> <li>V<sub>CCOH</sub> = 3.3 V ±0.3 V, V<sub>CC</sub> = 1.8 V±0.1 V; T<sub>J</sub> = -40°C</li></ol>	are defined as level-sensitive, t hs, the deasserted Edge-trigger for Level-sensitive mode. (PCTL) Bit 16 = 0) and oscillato illator is stable before programs er delay. While Operating Mode e timings for that case. oscillator enabled during Stop ( Mode Register Bit 6 setting is i ilization delay is required and re- Stop. Recovering from Stop re- e in the range of 0 to 1000 cycl in the last of these two events of the desired internal frequency (the tot constant, and their width may thile RESET is asserted, V <sub>CC</sub> is ESET is asserted and V <sub>CC</sub> is values in number is affected both by the trist case conditions. conditions (as specified above cant power consumption and he C, C <sub>L</sub> = 50 pF. fT <sub>C</sub> ).	imings 19 f red mode is r disabled s are execu- Register E PCTL Bit 1 gnored). ecovery tim quires the es. This pro- ccurs. The hat is, for 6 y vary, so ti valid, and lid. The sp e specificar ) have not 1 pat-up. Des	through 21 s recomme during Stop ited. Reset Bit 6 = 1 car 7=1), no he is define PLL to get ocedure oc stop delay 6 MHz it is iming may the EXTAL ecified timin tions of the been yet m	apply to nded b (PCTL ting the n be set, d by the locked. ccurs in counter 4096/66 vary as . input is ng crystal et, the d

Table 2-7.	Reset, Stop,	Mode Select,	and Interrupt	Timing <sup>6</sup>	(Continued)
------------	--------------	--------------	---------------	---------------------	-------------





Figure 2-4. External Fast Interrupt Timing



Ne	Chavastavistics	Symbol	Everacian <sup>4</sup>	100 MHz		Unit
NO.	Characteristics	Symbol	Expression	Min	Max	Onit
134	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0	—	ns
135	Last CAS assertion to RAS deassertion	t <sub>RSH</sub>	$2.5  imes T_C - 4.0$	21.0	—	ns
136	Previous CAS deassertion to RAS deassertion	t <sub>RHCP</sub>	$4.5  imes T_C - 4.0$	41.0	—	ns
137	CAS assertion pulse width	t <sub>CAS</sub>	$2 \times T_C - 4.0$	16.0	—	ns
138	Last $\overline{CAS}$ deassertion to $\overline{RAS}$ assertion <sup>5</sup> $t_{CRP}$ • BRW[1-0] = 00, 01—not applicable-• BRW[1-0] = 10 $4.75 \times T_C - 6.0$ • BRW[1-0] = 11 $6.75 \times T_C - 6.0$		$4.75 \times T_{C} - 6.0$ $6.75 \times T_{C} - 6.0$	 41.5 61.5		— ns ns
139	CAS deassertion pulse width	t <sub>CP</sub>	$1.5  imes T_C - 4.0$	11.0	—	ns
140	Column address valid to CAS assertion	t <sub>ASC</sub>	T <sub>C</sub> -4.0	6.0	—	ns
141	CAS assertion to column address not valid	t <sub>CAH</sub>	$2.5  imes T_C - 4.0$	21.0	—	ns
142	Last column address valid to RAS deassertion	t <sub>RAL</sub>	$4  imes T_C - 4.0$	36.0	—	ns
143	WR deassertion to CAS assertion	t <sub>RCS</sub>	$1.25  imes T_C - 4.0$	8.5	—	ns
144	CAS deassertion to WR assertion	t <sub>RCH</sub>	$0.75  imes T_C - 4.0$	3.5	—	ns
145	CAS assertion to WR deassertion	t <sub>WCH</sub>	$2.25  imes T_C - 4.2$	18.3	—	ns
146	WR assertion pulse width	t <sub>WP</sub>	$3.5  imes T_C - 4.5$	30.5	—	ns
147	Last WR assertion to RAS deassertion	t <sub>RWL</sub>	$3.75  imes T_C - 4.3$	33.2	—	ns
148	WR assertion to CAS deassertion	t <sub>CWL</sub>	$3.25  imes T_C - 4.3$	28.2	—	ns
149	Data valid to CAS assertion (write)	t <sub>DS</sub>	$0.5  imes T_C - 4.5$	0.5	—	ns
150	CAS assertion to data not valid (write)	t <sub>DH</sub>	$2.5  imes T_C - 4.0$	21.0	—	ns
151	WR assertion to CAS assertion	t <sub>WCS</sub>	$1.25  imes T_C - 4.3$	8.2	—	ns
152	Last RD assertion to RAS deassertion	t <sub>ROH</sub>	$3.5  imes T_C - 4.0$	31.0	—	ns
153	RD assertion to data valid	t <sub>GA</sub>	$2.5  imes T_{C}$ –5.7	—	19.3	ns
154	RD deassertion to data not valid <sup>6</sup>	t <sub>GZ</sub>		0.0	—	ns
155	WR assertion to data active		$0.75  imes T_C - 1.5$	6.0	_	ns
156	WR deassertion to data high impedance		$0.25  imes T_C$	_	2.5	ns

Table 2-9.	DRAM Page Mode Timings, Three Wait States <sup>1,2,3</sup>	(Continued)

Notes: 1. The number of wait states for Page mode access is specified in the DRAM Control Register.

2. The refresh period is specified in the DRAM Control Register.

3. The asynchronous delays specified in the expressions are valid for the DSP56311.

4. All the timings are calculated for the worst case. Some of the timings are better for specific cases (for example, t<sub>PC</sub> equals 4 × T<sub>C</sub> for read-after-read or write-after-write sequences). An expression is used to compute the number listed as the minimum or maximum value listed, as appropriate.

5. BRW[1–0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of pageaccess.

6. RD deassertion always occurs after  $\overline{CAS}$  deassertion; therefore, the restricted timing is t<sub>OFF</sub> and not t<sub>GZ</sub>.



No	Characteristics	Symbol	Expression <sup>4</sup>	100 MHz		Unit
NO.	Characteristics	Symbol	Expression	Min	Max	Unit
131	Page mode cycle time for two consecutive accesses of the same direction		$5 \times T_{C}$	50.0	_	ns
	Page mode cycle time for mixed (read and write) accesses	t <sub>PC</sub>	$4.5  imes T_C$	45.0	—	ns
132	CAS assertion to data valid (read)	t <sub>CAC</sub>	$2.75  imes T_{C}$ –5.7	_	21.8	ns
133	Column address valid to data valid (read)	t <sub>AA</sub>	$3.75  imes T_{C}$ –5.7	—	31.8	ns
134	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0	-	ns
135	Last CAS assertion to RAS deassertion	t <sub>RSH</sub>	$3.5  imes T_C - 4.0$	31.0	_	ns
136	Previous CAS deassertion to RAS deassertion	t <sub>RHCP</sub>	$6  imes T_C - 4.0$	56.0	_	ns
137	CAS assertion pulse width	t <sub>CAS</sub>	$2.5\timesT_C^{}-\!4.0$	21.0	_	ns
138	Last CAS deassertion to RAS assertion <sup>5</sup> • BRW[1-0] = 00, 01—Not applicable • BRW[1-0] = 10 • BRW[1-0] = 11	t <sub>CRP</sub>	$5.25 \times T_{C} - 6.0$ $7.25 \times T_{C} - 6.0$	 46.5 66.5		 ns ns
139	CAS deassertion pulse width	t <sub>CP</sub>	$2 \times T_C - 4.0$	16.0	_	ns
140	Column address valid to CAS assertion	t <sub>ASC</sub>	T <sub>C</sub> -4.0	6.0	_	ns
141	CAS assertion to column address not valid	t <sub>CAH</sub>	$3.5  imes T_C - 4.0$	31.0	_	ns
142	Last column address valid to RAS deassertion	t <sub>RAL</sub>	$5  imes T_C - 4.0$	46.0		ns
143	WR deassertion to CAS assertion	t <sub>RCS</sub>	$1.25  imes T_C - 4.0$	8.5		ns
144	CAS deassertion to WR assertion	t <sub>RCH</sub>	$1.25  imes T_C - 3.7$	8.8	-	ns
145	CAS assertion to WR deassertion	t <sub>WCH</sub>	$3.25  imes T_C - 4.2$	28.3	-	ns
146	WR assertion pulse width	t <sub>WP</sub>	$4.5  imes T_C - 4.5$	40.5	-	ns
147	Last WR assertion to RAS deassertion	t <sub>RWL</sub>	$4.75  imes T_C$ –4.3	43.2	-	ns
148	WR assertion to CAS deassertion	t <sub>CWL</sub>	$3.75  imes T_C - 4.3$	33.2	_	ns
149	Data valid to CAS assertion (write)	t <sub>DS</sub>	$0.5  imes T_C - 4.5$	0.5	-	ns
150	CAS assertion to data not valid (write)	t <sub>DH</sub>	$3.5  imes T_C - 4.0$	31.0		ns
151	WR assertion to CAS assertion	t <sub>WCS</sub>	$1.25  imes T_C - 4.3$	8.2	_	ns
152	Last $\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t <sub>ROH</sub>	$4.5  imes T_C - 4.0$	41.0	_	ns
153	RD assertion to data valid	t <sub>GA</sub>	$3.25  imes T_C$ –5.7	_	26.8	ns
154	RD deassertion to data not valid <sup>6</sup>	t <sub>GZ</sub>		0.0	-	ns
155	WR assertion to data active		$0.75  imes T_{C} - 1.5$	6.0	_	ns
156	WR deassertion to data high impedance		$0.25  imes T_{C}$	_	2.5	ns
Notes	1. The number of wait states for Page mode access is specified	I in the DRAM	Control Register.			

DRAM Page Mode Timings, Four Wait States<sup>1,2,3</sup> Table 2-10.

The number of wait states for Page mode access is specified in the DRAM Control Register. 1.

2. The refresh period is specified in the DRAM Control Register.

The asynchronous delays specified in the expressions are valid for the DSP56311. 3.

All the timings are calculated for the worst case. Some of the timings are better for specific cases (for example, t<sub>PC</sub> equals 4. 3 × T<sub>C</sub> for read-after-read or write-after-write sequences). An expressions is used to calculate the maximum or minimum value listed, as appropriate.

BRW[1-0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page 5. access.

RD deassertion always occurs after CAS deassertion; therefore, the restricted timing is t<sub>OFF</sub> and not t<sub>GZ</sub>. 6.









Figure 2-18. DRAM Refresh Access

DSP56311 Technical Data, Rev. 8



Na		Oberneterieties 4 fi	Gumbal	Expression	150	MHz	Cond-	11
NO.		Characteristics "	Symbol		Min	Мах	ition <sup>5</sup>	Unit
451	TXC r	ising edge to FST out (word-length) low			-	31.0 17.0	x ck i ck	ns
452	TXC r	ising edge to data out enable from high impedance			_	31.0 17.0	x ck i ck	ns
453	TXC r	ising edge to transmitter 0 drive enable assertion			_	34.0 20.0	x ck i ck	ns
454	TXC r	ising edge to data out valid		$35 + 0.5 \times T_{C}$	_	38.4 21.0	x ck i ck	ns
455	TXC r	ising edge to data out high impedance <sup>3</sup>			-	31.0 16.0	x ck i ck	ns
456	TXC r	ising edge to transmitter 0 drive enable deassertion <sup>3</sup>			-	34.0 20.0	x ck i ck	ns
457	FST ir	nput (bl, wr) <sup>6</sup> set-up time before TXC falling edge <sup>2</sup>			2.0 21.0	_	x ck i ck	ns
458	FST in	nput (wl) <sup>6</sup> to data out enable from high impedance			—	27.0	_	ns
459	FST input (wl) to transmitter 0 drive enable assertion				_	31.0	_	ns
460	FST input (wl) <sup>6</sup> set-up time before TXC falling edge				2.5 21.0	_	x ck i ck	ns
461	FST input hold time after TXC falling edge				4.0 0.0	_	x ck i ck	ns
462	Flag output valid after TXC rising edge				_	32.0 18.0	x ck i ck	ns
Notes:	1. 2. 3. 4. 5. 6.	For the internal clock, the external clock cycle is define the ESSI Control Register. The word-length-relative frame sync signal waveform of but spreads from one serial clock before the first bit cloc bit clock of the first word in the frame. Periodically sampled and not 100 percent tested $V_{CCQH} = 3.3 V \pm 0.3 V$ , $V_{CC} = 1.8 V \pm 0.1 V$ ; $T_J = -40^{\circ}C$ TXC (SCK Pin) = transmit clock RXC (SC0 or SCK pin) = receive clock FST (SC2 pin) = transmit frame sync FSR (SC1 or SC2 pin) receive frame sync i ck = Internal Clock; x ck = external clock i ck a = internal clock, Synchronous mode (asynchron i ck s = internal clock, Synchronous mode (synchronous bl = bit length wl = word length	d by the instru- perates the sa ck (same as th C to +100 °C, C C to simplies that	ction cycle time (timi me way as the bit-le e Bit Length Frame s $C_L = 50 \text{ pF}.$ at TXC and RXC are th TXC and RXC are th	ng 7 in <b>1</b> ngth frar Sync sign two diffe	rable 2-5 me sync nal) until erent cloc clock)	i on page 2- signal wave the one bef	6) and form, ore last

Table 2-16.	ESSI Timing	<ul><li>(Continued)</li></ul>
-------------	-------------	-------------------------------

wr = word length relative



### 3.1 Package Description

Top and bottom views of the MAP-BGA packages are shown in Figure 3-1 and Figure 3-2 with their pin-outs.



Figure 3-1. DSP56311 MAP-BGA Package, Top View



# **Design Considerations**

This section describes various areas to consider when incorporating the DSP56311 device into a system design.

# 4.1 Thermal Design Considerations

An estimate of the chip junction temperature,  $T_J$ , in  $^\circ C$  can be obtained from this equation:

**Equation 1:** 
$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

T <sub>A</sub>	=	ambient temperature °C
$R_{\theta JA}$	=	package junction-to-ambient thermal resistance $^{\circ}\mathrm{C/W}$
P <sub>D</sub>	=	power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance, as in this equation:

**Equation 2:**  $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 

Where:

$R_{\theta JA}$	=	package junction-to-ambient thermal resistance $^\circ C/W$
$R_{\theta JC}$	=	package junction-to-case thermal resistance °C/W
$R_{\theta CA}$	=	package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB) or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90 percent of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system-level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimates obtained from  $R_{\theta JA}$  do not satisfactorily answer whether the thermal performance is adequate, a system-level model may be appropriate.

A complicating factor is the existence of three common ways to determine the junction-to-case thermal resistance in plastic packages.

#### on Considerations

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to the point at which the leads attach to the case.
- If the temperature of the package case  $(T_T)$  is determined by a thermocouple, thermal resistance is computed from the value obtained by the equation  $(T_J T_T)/P_D$ .

As noted earlier, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable to determine the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, the use of the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will yield an estimate of a junction temperature slightly higher than actual temperature. Hence, the new thermal metric, thermal characterization parameter or  $\Psi_{JT}$ , has been defined to be  $(T_J - T_T)/P_D$ . This value gives a better estimate of the junction temperature in natural convection when the surface temperature of the package is used. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

### 4.2 Electrical Design Considerations

#### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or  $V_{CC}$ ).

Use the following list of recommendations to ensure correct DSP operation.

- Provide a low-impedance path from the board power supply to each  $V_{CC}$  pin on the DSP and from the board ground to each GND pin.
- Use at least four 0.01–0.1  $\mu$ F bypass capacitors for the core and PLL power and six 0.01–0.1  $\mu$ F bypass capacitors for I/O power positioned as closely as possible to the four sides of the package to connect the V<sub>CC</sub> power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip  $V_{CC}$  and GND pins are less than 0.5 inch per capacitor lead.
- Use at least a four-layer PCB with two inner layers for  $V_{CC}$  and GND.



- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, IRQC, IRQD, TA, and BG pins. Maximum PCB trace lengths on the order of 6 inches are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when you calculate capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V<sub>CC</sub> and GND circuits.
- All inputs must be terminated (that is, not allowed to float) by CMOS levels except for the three pins with internal pull-up resistors (TRST, TMS, DE).
- Take special care to minimize noise levels on the  $V_{CCP}$ ,  $GND_P$ , and  $GND_{P1}$  pins.
- The following pins must be asserted during power-up: RESET and TRST. A stable EXTAL signal should be supplied before deassertion of RESET. If the V<sub>CC</sub> reaches the required level before EXTAL is stable or other "required RESET duration" conditions are met (see Table 2-7), the device circuitry can be in an uninitialized state that may result in significant power consumption and heat-up. Designs should minimize this condition to the shortest possible duration.
- Ensure that during power-up, and throughout the DSP56311 operation, V<sub>CCQH</sub> is always higher or equal to the V<sub>CC</sub> voltage level.
- If multiple DSP devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.
- The Port A data bus (D[0–23]), HI08, ESSI0, ESSI1, SCI, and timers all use internal keepers to maintain the last output value even when the internal signal is tri-stated. Typically, no pull-up or pull-down resistors should be used with these signal lines. However, if the DSP is connected to a device that requires pull-up resistors (such as an MPC8260), the recommended resistor value is 10 K $\Omega$  or less. If more than one DSP must be connected in parallel to the other device, the pull-up resistor value requirement changes as follows:
  - 2 DSPs = 7 K $\Omega$  or less
  - -3 DSPs = 4 K $\Omega$  or less
  - 4 DSPs = 3 K $\Omega$  or less
  - $5 \text{ DSPs} = 2 \text{ K}\Omega \text{ or less}$
  - -6 DSPs = 1.5 K $\Omega$  or less

### 4.3 Power Consumption Considerations

Power dissipation is a key issue in portable DSP applications. Some of the factors affecting current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes. Current consumption is described by this formula:

#### **Equation 3:** $I = C \times V \times f$

Where:

С	=	node/pin capacitance
V	=	voltage swing
f	=	frequency of node/pin toggle

Example 4-1. Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, with a 66 MHz clock, toggling at its maximum possible rate (33 MHz), the current consumption is expressed in **Equation 4**.



n Considerations

#### **Equation 4:** $I = 50 \times 10^{-12} \times 3.3 \times 33 \times 10^{6} = 5.48 \ mA$

The maximum internal current ( $I_{CCI}$ max) value reflects the typical possible switching of the internal buses on bestcase operation conditions—not necessarily a real application case. The typical internal current ( $I_{CCItyp}$ ) value reflects the average switching of the internal buses on typical operating conditions. Perform the following steps for applications that require very low current consumption:

- **1.** Set the EBD bit when you are not accessing external memory.
- 2. Minimize external memory accesses, and use internal memory accesses.
- **3.** Minimize the number of pins that are switching.
- **4.** Minimize the capacitive load on the pins.
- 5. Connect the unused inputs to pull-up or pull-down resistors.
- **6.** Disable unused peripherals.
- 7. Disable unused pin activity (for example, CLKOUT, XTAL).

One way to evaluate power consumption is to use a current-per-MIPS measurement methodology to minimize specific board effects (that is, to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A**. Use the test algorithm, specific test current measurements, and the following equation to derive the current-per-MIPS value.

Equation 5: ' MIPS = I/ MHz =  $(I_{typF2} - I_{typF1})$ / (F2 - F1

Where:

I <sub>typF2</sub>	=	current at F2
I <sub>typF1</sub>	=	current at F1
F2	=	high frequency (any specified operating frequency)
F1	=	low frequency (any specified operating frequency lower than F2)

**Note:** F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

## 4.4 PLL Performance Issues

The following explanations should be considered as general observations on expected PLL behavior. There is no test that replicates these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.

### 4.4.1 Phase Skew Performance

The phase skew of the PLL is defined as the time difference between the falling edges of EXTAL and CLKOUT for a given capacitive load on CLKOUT, over the entire process, temperature and voltage ranges. As defined in **Figure 2**-2, *External Clock Timing*, on page 2-5 for input frequencies greater than 15 MHz and the MF  $\leq$ 4, this skew is greater than or equal to 0.0 ns and less than 1.8 ns; otherwise, this skew is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this skew is between -1.4 ns and +3.2 ns.



### 4.4.2 Phase Jitter Performance

The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and CLKOUT for a given device in specific temperature, voltage, input frequency, MF, and capacitive load on CLKOUT. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and MF  $\leq$ 4, this jitter is less than  $\pm 0.6$  ns; otherwise, this jitter is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this jitter is less than  $\pm 2$  ns.



M DOR2 EOU \$FFFFF1 ; DMA Offset Register 2 ; DMA Offset Register 3 M\_DOR3 EQU \$FFFFF0 Register Addresses Of DMA0 ; M DSR0 EOU \$FFFFEF ; DMA0 Source Address Register M\_DSR0 EQU \$FFFFEF M\_DDR0 EQU \$FFFFEE M\_DCC0 EQU \$FFFFED M\_DCR0 EQU \$FFFFEC ; DMA0 Destination Address Register ; DMA0 Counter ; DMA0 Control Register Register Addresses Of DMA1 : M DSR1 EOU SFFFFEB ; DMA1 Source Address Register M\_DDR1 EQU \$FFFFEA ; DMA1 Destination Address Register M\_DCO1 EQU \$FFFFE9 ; DMA1 Counter M\_DCR1 EQU \$FFFFE8 ; DMA1 Control Register Register Addresses Of DMA2 ; M\_DSR2 EQU \$FFFFE7 ; DMA2 Source Address Register M\_DDR2 EQU \$FFFFE6 M\_DCO2 EQU \$FFFFE5 ; DMA2 Destination Address Register ; DMA2 Counter M\_DCR2 EQU \$FFFFE4 ; DMA2 Control Register Register Addresses Of DMA4 ; M\_DSR3 EQU \$FFFFE3 ; DMA3 Source Address Register M\_DDR3 EQU \$FFFFE2 M\_DCO3 EQU \$FFFFE1 ; DMA3 Destination Address Register ; DMA3 Counter M\_DCR3 EQU \$FFFFE0 ; DMA3 Control Register ; Register Addresses Of DMA4 M\_DSR4 EQU \$FFFFDF ; DMA4 Source Address Register M\_DDR4 EQU \$FFFFDE M DCO4 EOU \$FFFFDD ; DMA4 Destination Address Register M\_DCO4 EQU \$FFFFDD ; DMA4 Counter M\_DCR4 EQU \$FFFFDC ; DMA4 Control Register Register Addresses Of DMA5 ; M\_DSR5EQU\$FFFFDB; DMA5SourceAddressRegisterM\_DDR5EQU\$FFFFDA; DMA5DestinationAddressRegisterM\_DC05EQU\$FFFFD9; DMA5Counter M\_DCR5 EQU \$FFFFD8 ; DMA5 Control Register ; DMA Control Register M\_DSS EQU \$3 ; DMA Source Space Mask (DSS0-Dss1) M\_DSS0 EQU 0 ; DMA Source Memory space 0 ; DMA Source Memory space 1 M\_DSS1 EQU 1 ; DMA Destination Space Mask (DDS-DDS1) M\_DDS EQU \$C ; DMA Destination Memory Space 0 M\_DDS0 EQU 2 ; DMA Destination Memory Space 1 M\_DDS1 EQU 3 ; DMA Address Mode Mask (DAM5-DAM0) M\_DAM EQU \$3f0 ; DMA Address Mode 0 M\_DAMO EQU 4 ; DMA Address Mode 1 M\_DAM1 EQU 5 ; DMA Address Mode 2 M\_DAM2 EQU 6 ; DMA Address Mode 3 M\_DAM3 EQU 7 M\_DAM4 EQU 8 ; DMA Address Mode 4 ; DMA Address Mode 5 M\_DAM5 EQU 9 M\_D3D EQU 10 ; DMA Three Dimensional Mode

DSP56311 Technical Data, Rev. 8

