



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Active
ARM® Cortex®-A8
1 Core, 32-Bit
800MHz
Multimedia; NEON [™] SIMD
LPDDR, LPDDR2, DDR2
Yes
LCD
10/100Mbps (1)
-
USB 2.0 + PHY (2)
1.2V, 1.875V, 2.775V, 3V
-20°C ~ 70°C (TA)
Boot Security, Cryptography, Secure JTAG
400-LFBGA
400-PBGA (17x17)
https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcimx503evm8b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Modules List

GPU2Dv1	Graphics Processing Unit-2D, ver. 1	Display Peripherals	The GPU2Dv1 provides hardware acceleration for 2D graphic algorithms with sufficient processor power to run desk-top quality interactive graphics applications on displays up to HD1080 resolution.
l ² C-1 l ² C-2 l ² C-3	I ² C Interface	Connectivity Peripherals	I^2C provides serial interface for controlling peripheral devices. Data rates of up to 400 kbps are supported.
OCOTP Controller	On-chip OTP controller	Security Peripherals	The on-chip one-time -programmable (OCOTP) ROM serves the functions of hardware and software capability bits, Freescale operations and unique-ID, the customer-programmable cryptography key, and storage of various ROM and general purpose configuration bits.
IOMUXC	IOMUX Control	Slave Connectivity Peripherals	This module enables flexible I/O multiplexing. Each I/O pad has default as well as several alternate functions. The alternate functions are software configurable.
KPP	Keypad Port	Slave Connectivity Peripherals	 The KPP supports an 8 × 8 external keypad matrix. The KPP features are as follows: Open drain design Glitch suppression circuit design Multiple keys detection Standby key press detection
OWIRE	One-Wire Interface	Slave Connectivity Peripherals	

SDMA	Smart Direct Memory Access	Master Connectivity Peripherals	 The SDMA is multi-channel flexible DMA engine. It helps in maximizing system performance by offloading various cores in dynamic data routing. The SDMA features list is as follows: Powered by a 16-bit instruction-set micro-RISC engine Multi-channel DMA supports up to 32 time-division multiplexed DMA channels 48 events with total flexibility to trigger any combination of channels Memory accesses including linear, FIFO, and 2D addressing Shared peripherals between ARM Cortex-A8 and SDMA Very fast context-switching with two-level priority-based preemptive multi-tasking DMA units with auto-flush and prefetch capability Flexible address management for DMA transfers (increment, decrement, and no address changes on source and destination address) DMA ports can handle uni-directional and bi-directional flows (copy mode) Up to 8-word buffer for configurable burst transfers for EMI Support of byte-swapping and CRC calculations A library of scripts and API is available
SJC	Secure JTAG Controller	System Control Peripherals	The Secure JTAG Controller provides a mechanism for regulating JTAG

1

Parameter Description	Symbol	Min	Max	Unit
ESD damage immunity:	V _{esd}			V
Human Body Model (HBM) Charge Device Model (CDM)		_	2000 500	
Storage temperature range	T _{STORAGE}	-40	125	°C

Table 7. Absolute Maximum Ratings (continued)

The term OVDD in this section refers to the associated supply rail of an input or output. The maximum range can be superseded by the DC tables.

4.1.2 Thermal Resistance Data

4.1.2.1 13 x 13 mm MAPBGA Package Thermal Resistance Data

Table 8 provides thermal resistance data for a 13 x 13 mm MAPBGA package.

Rating	Board	Symbol	Value	Unit
Junction to Ambient (natural convection) ^{1, 2}	Single layer board (1s)	$R_{ extsf{ heta}JA}$	51	°C/W
Junction to Ambient (natural convection) ^{1, 2, 3}	Four layer board (2s2p)	$R_{ extsf{ heta}JA}$	28	°C/W
Junction to Ambient (at 200 ft/min) ^{1, 3}	Single layer board (1s)	$R_{ extsf{ heta}JMA}$	40	°C/W
Junction to Ambient (at 200 ft/min) ^{1, 3}	Four layer board (2s2p)	$R_{ extsf{ heta}JMA}$	24	°C/W
Junction to Board ⁴	—	$R_{ extsf{ heta}JB}$	14	°C/W
Junction to Case ⁵	—	$R_{ extsf{ heta}JC}$	9	°C/W
Junction to Package Top (natural convection) ⁶	—	Ψ_{JT}	2	°C/W

Table 8. 13 x 13 mm MAPBGA Package Thermal Resistance Data

¹ Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- ² Per JEDEC JESD51-2 with the single layer board horizontal. The thermal test board meets JESD51-9 specification.
- ³ Per JEDEC JESD51-6 with the board horizontal.
- ⁴ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ⁵ Thermal resistance between the die and the case top surface as measured by using the cold plate method (MIL SPEC-883 Method 1012.1).
- ⁶ Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Table 14 shows the maximum supply current consumption of the i.MX50 for PMIC specification purposes.

Condition	Supply	Voltage (V)	Current (mA)	Power (mW)
• Ta = 70°C	VDDGP	1.15	628	723
 ARM core in Run mode ARM CLK = 800 MHz 	VCC	1.275	185	236
• SYS CLK = 266 MHz • AHB CLK = 133 MHz	VDDA/VDDAL1	1.275	40	51
• DDR CLK = 266 MHz	VDD1P2	1.3	5.92	7.70
All voltages operating at maximum levels	VDD1P8	1.95	1.53	2.99
External (MHz) crystal and on-chip oscillator enabled	VDD2P5 ¹	2.75	1.13	3.11
All modules enabled	VDD3P0	3.3	1.61	5.32
	NVCC_EMI_DRAM	1.95	8.3	16.17
	VDD_DCDCI	1.95	0.021	0.041
	USB_OTG_VDDA33 + USB_H1_VDDA33	3.6	10.8	38.8
	VDDO25 + USB_OTG_VDDA25 + USB_H1_VDDA25	2.75	12.45	34.239
	NVCC_RESET	3.1	0.226	0.701
	NVCC_SRTC	1.3	0.0035	0.0045
	Total			1120

			-	-	-		
Table 14.	Maximum	Supply	Current	Consum	ntion—	-ARM CLK =	= 800 MHz
		- appij	• • • • • • • •	•••••	P	/ • = · · · ·	

¹ During eFuse programming, the maximum current on VDD2P5 will exceed these values. See Table 13 on page 26 for the maximum VDD2P5 current during eFuse programming.

4.2.1 **Power-Up Sequence**

Figure 2 shows the power-up sequence.



Figure 2. Power-Up Sequence

NOTE

1) The POR_B input must be immediately asserted at power-up and remain asserted until after the last power rail is at its working voltage.

2) No power-up sequence dependencies exist between the supplies shown shaded in gray.

4.2.2 Power-Down Sequence

The power-down sequence is recommended to be the opposite of the power-up sequence. In other words, the same power supply constraints exist while powering off as while powering on.

4.2.3 Resume Sequence

When the i.MX50 is resuming from STOP mode, there are some special sequencing considerations. The resume timing is determined by the following internal counters:

1. STBY_COUNT. This register is in the CCM block and may be set to a maximum of 16 x 32 kHz cycles, or 500 μsec.

4.4.3 HVIO Output Buffer Impedance

Table 26 shows the HVIO output buffer impedance of the i.MX50 processor.

	Symbol	Test Conditions	Min		Тур		Max		
Parameter			OVDD 1.95 V	OVDD 3.3 V	OVDD 1.875 V	OVDD 3.30V	OVDD 1.65 V	OVDD 2.68 V	Unit
Output driver impedance	Rpu	Low drive strength, Ztl = 150 Ω Medium drive strength, Ztl = 75 Ω High drive strength, Ztl = 50 Ω	113.5 56.2 37.8	103.8 51.9 35.1	130.6 66 45.9	133 69.2 41	219.4 109.7 73.1	212.2 111.1 71.8	Ω
Output driver impedance	Rpd	Low drive strength, Ztl =1 50 Ω Medium drive strength, Ztl = 75 Ω High drive strength, Ztl = 50 Ω	78.5 39.7 26.8	70 34.5 23	113.6 56.8 38.3	102 50 33.3	230.8 115.4 76.9	179.5 89.8 60.7	Ω

Table 26. HVIO Output Buffer Impedance

NOTE

Output driver impedance is measured with *long* transmission line of impedance Ztl attached to I/O pad and incident wave launched into transmission line. Rpu/Rpd and Ztl form a voltage divider that defines specific voltage of incident wave relative to OVDD. Output driver impedance is calculated from this voltage divider (see Figure 3).

	2	BCD = 0		BCD = 1		BCD = 2		BCD = 3	
U	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
WE1	EIM_BCLK Cycle time ²	t		2t	_	3t		4t	
WE2	EIM_BCLK Low Level Width	0.4t	_	0.8t	_	1.2t		1.6t	
WE3	EIM_BCLK High Level Width	0.4t		0.8t		1.2t		1.6t	
WE4	Clock rise to address valid ³	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE5	Clock rise to address invalid	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE6	Clock rise to EIM_CSx valid	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE7	Clock rise to EIM_CSx invalid	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE8	Clock rise to EIM_RW valid	0.5t - 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE9	Clock rise to EIM_RW invalid	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE10	Clock rise to EIM_OE valid	0.5t - 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE11	Clock rise to EIM_OE invalid	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t - 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE12	Clock rise to EIM_EBx valid	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE13	Clock rise to EIM_EBx invalid	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE14	Clock rise to EIM_LBA valid	0.5t - 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE15	Clock rise to EIM_LBA invalid	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	3t – 1.25	3t + 1.75
WE16	Clock rise to Output Data valid	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	2t – 1.25	2t + 1.75
WE17	Clock rise to Output Data Invalid	0.5t – 1.25	0.5t + 1.75	t – 1.25	t + 1.75	2t – 1.25	2t + 1.75	2t – 1.25	2t + 1.75
WE18	Input Data setup time to Clock rise	2	—	2	_	2	—	2	_
WE19	Input Data hold time from Clock rise	2.5	_	2.5	_	2.5	—	2.5	—
WE20	EIM_WAIT setup time to Clock rise	2	_	2	_	2	—	2	—
WE21	EIM_WAIT hold time from Clock rise	2.5		2.5		2.5		2.5	_

Table 43. EIM Bus Timing Parameters ¹

t is axi_clk cycle time. The maximum allowed axi_clk frequency is 133 MHz, whereas the maximum allowed EIM_BCLK frequency is 66.5 MHz. As a result, if BCD = 0, axi_clk must be \leq 66.5 MHz. If BCD = 1, then 133 MHz is allowed for axi_clk, resulting in a EIM_BCLK of 66.5 MHz. When the clock branch to EIM is decreased to 66.5 MHz, other buses are impacted which are clocked from this source. See the CCM chapter of the *MCIMX50 Applications Processor Reference Manual* (MCIMX50RM) for a detailed clock tree description.

1

4.8.2 DRAM Command and Address Output Timing—LPDDR2

The following diagrams and tables specify the timings related to the address and command pins, which interface LPDDR2 memory devices.



Figure 29. DRAM Command/Address Output Timing—LPDDR2

ID	Description	Symbol	Min	Max	Unit
DDR1	CK cycle time	tCK	3.75	_	ns
DDR2	CK high level width	tCH	0.48 tCK	0.52 tCK	ns
DDR3	CK low level width	tCL	0.48 tCK	0.52 tCK	ns
DDR4	Control output setup time	tIS	0.5 tCK - 0.3	Ι	ns
DDR5	Control output hold time	tlH	0.5 tCK - 0.3	_	ns
DDR6 CK >= 200 MHz	Address output setup time	tIS	0.5 tCK - 1.3	_	ns
DDR7 CK >= 200 MHz	Address output hold time	tlH	0.5 tCK - 1.3	_	ns
DDR6 CK < 200 MHz	Address output setup time	tIS	1	—	ns
DDR7 CK < 200 MHz	Address output hold time	tlH	1	_	ns

Table 46. EMI Command/Address AC Timing

4.9.2.3 eCSPI Master Mode Timing

Figure 34 depicts the timing of eCSPI in master mode and Table 52 lists the eCSPI master mode timing characteristics.



Figure 34. eCSPI Master Mode Timing Diagram

ID	Parameter	Symbol	Min	Мах	Unit
CS1	eCSPIx_CLK Cycle Time-Read eCSPIx_CLK Cycle Time-Write	t _{clk}	60 15	_	ns
CS2	eCSPIx_CLK High or Low Time	t _{SW}	6	—	ns
CS3	eCSPIx_CLK Rise or Fall	t _{RISE/FALL}	_		ns
CS4	eCSPIx_CS_x pulse width	t _{CSLH}	15		ns
CS5	eCSPIx_CS_x Lead Time (CS setup time)	t _{SCS}	5		ns
CS6	eCSPIx_CS_x Lag Time (CS hold time)	t _{HCS}	5		ns
CS7	eCSPIx_DO Setup Time	t _{Smosi}	5		ns
CS8	eCSPIx_DO Hold Time	t _{Hmosi}	5		ns
CS9	eCSPIx_DI Setup Time	t _{Smiso}	5		ns
CS10	eCSPIx_DI Hold Time	t _{Hmiso}	5		ns
CS11	eCSPIx_DRYN Setup Time	t _{SDRY}	5		ns

Table 52. eCSPI Master Mode Timing Parameters

4.9.2.4 eCSPI Slave Mode Timing

Figure 35 depicts the timing of eCSPI in slave mode and Table 53 lists the eCSPI slave mode timing characteristics.



Figure 35. eCSPI Slave Mode Timing Diagram

ID	Parameter	Symbol	Min	Мах	Unit
CS1	eCSPIx_CLK Cycle Time-Read eCSPIx_CLK Cycle Time-Write	t _{clk}	60 15	—	ns
CS2	eCSPIx_CLK High or Low Time	t _{SW}	6	—	ns
CS3	eCSPIx_CLK Rise or Fall	t _{RISE/FALL}		_	ns
CS4	eCSPIx_CS_x pulse width	t _{CSLH}	15	—	ns
CS5	eCSPIx_CS_x Lead Time (CS setup time)	t _{SCS}	5	—	ns
CS6	eCSPIx_CS_x Lag Time (CS hold time)	t _{HCS}	5	—	ns
CS7	eCSPIx_DO Setup Time	t _{Smosi}	5	—	ns
CS8	eCSPIx_DO Hold Time	t _{Hmosi}	5	—	ns
CS9	eCSPIx_DI Setup Time	t _{Smiso}	5		ns
CS10	eCSPIx_DI Hold Time	t _{Hmiso}	5		ns

Table 53. eCSPI Slave Mode Timing Parameters

ID	Parameter	Symbols	Min	Max	Unit		
eSDHC Output/Card Inputs CMD, DAT (Reference to CLK)							
SD6	eSDHC Output Delay	t _{OD}	-2	2	ns		
eSDHC Input/Card Outputs CMD, DAT (Reference to CLK)							
SD7	eSDHC Input Setup Time	t _{ISU}	2.5	—	ns		
SD8	eSDHC Input Hold Time ⁴	t _{IH}	2.5	—	ns		

Table 54. SD/eMMC4.3 Interface Timing Specification (continued)

¹ In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.

² In normal (full) speed mode for SD/SDIO card, clock frequency can be any value between 0–25 MHz. In high-speed mode, clock frequency can be any value between 0–50 MHz.

³ In normal (full) speed mode for MMC card, clock frequency can be any value between 0–20 MHz. In high-speed mode, clock frequency can be any value between 0–52 MHz.

⁴ To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.

4.9.3.2 eMMC4.4 (Dual Data Rate) eSDHCv3 and uSDHC AC Timing

Figure 37 depicts the timing of eMMC4.4, and Table 55 lists the eMMC4.4 timing characteristics. Be aware that only DAT0-7 is sampled on both edges of clock (not applicable to CMD).





Table 55. eMMC4.4 Interface Timing Specification

ID	Parameter	Symbols	Min	Мах	Unit		
Card Input Clock							
SD1	Clock Frequency (MMC Full Speed/High Speed)	f _{PP}	0	52	MHz		
eSDHC Output/Card Inputs CMD, DAT (Reference to CLK)							

i.MX50 Applications Processors for Consumer Products, Rev. 7

ID	Parameter	Standa Supply 1.65 V–1.95	ard Mode Voltage = V, 2.7 V–3.3 V	Fast Mode Supply Voltage = 2.7 V-3.3 V		Unit
		Min	Мах	Min	Max	
IC4	Data hold time	0 ¹	3.45 ²	0 ¹	0.9 ²	μs
IC5	HIGH Period of I2CLK Clock	4.0	—	0.6		μs
IC6	LOW Period of the I2CLK Clock	4.7	—	1.3		μs
IC7	Set-up time for a repeated START condition	4.7	—	0.6	_	μs
IC8	Data set-up time	250	—	100 ³	_	ns
IC9	Bus free time between a STOP and START condition	4.7	—	1.3	_	μs
IC10	Rise time of both I2DAT and I2CLK signals	—	1000	$20 + 0.1 C_b^4$	300	ns
IC11	Fall time of both I2DAT and I2CLK signals		300	$20 + 0.1 C_b^4$	300	ns
IC12	Capacitive load for each bus line (C _b)		400	_	400	pF

Table 59. I²C Module Timing Parameters (continued)

¹ A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the falling edge of I2CLK.

² The maximum hold time has only to be met if the device does not stretch the LOW period (ID no IC5) of the I2CLK signal.

³ A Fast-mode I²C-bus device can be used in a Standard-mode I2C-bus system, but the requirement of Set-up time (ID No IC7) of 250 ns must be met. This automatically is the case if the device does not stretch the LOW period of the I2CLK signal. If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line max_rise_time (IC9) + data_setup_time (IC7) = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-bus specification) before the I2CLK line is released.

⁴ C_{b} = total capacitance of one bus line in pF.

4.9.6 One-Wire (OWIRE) Timing Parameters

Figure 42 depicts the RPP timing, and Table 60 lists the RPP timing parameters.



Figure 42. Reset and Presence Pulses (RPP) Timing Diagram

Ref. No.	Parameter	Min	Мах	Unit
1	System CLK frequency ¹	0	ipg_clk	MHz
2a	Clock high time	12.29	—	ns
2b	Clock low time	9.91	—	ns
3a	Clock fall time	—	0.5	ns
3b	Clock rise time	—	0.5	ns
4a	Output delay time	—	9.37	ns
4b	Output setup time	8.71	_	ns

Table 63. PWM Output Timing Parameter

¹ CL of PWMO = 30 pF

4.9.8 Secure JTAG Controller (SJC) Timing Parameters

Figure 47 depicts the SJC test clock input timing. Figure 48 depicts the SJC boundary scan timing. Figure 49 depicts the SJC test access port. Figure 50 depicts the TRST timing. The signal parameters are listed in Table 64.



Figure 47. Test Clock Input Timing Diagram



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and Energy Efficient Solutions logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are the registered trademarks of ARM Limited. NEON is the trademark of ARM Limited. © 2011–2013 Freescale Semiconductor, Inc.

Document Number: IMX50CEC Rev. 7 10/2013

