Analog Devices Inc./Maxim Integrated - MAXQ622G-0000+ Datasheet

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details	
Product Status	Active
Core Processor	MAXQ20S
Core Size	16-Bit
Speed	12MHz
Connectivity	I²C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, Infrared, Power-Fail, POR, WDT
Number of I/O	44
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/maxq622g-0000

16-Bit Microcontrollers with Infrared Module and Optional USB

TABLE OF CONTENTS

TABLE OF CONTENTS (continued)

LIST OF FIGURES

LIST OF TABLES

RECOMMENDED OPERATING CONDITIONS (continued)

(V_{DD} = V_{RST} to 3.6V, T_A = 0°C to +70°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Hysteresis (Schmitt)	V_{IHYS}			300		mV
Input Low Voltage for HFXIN	V_{IL_HFXIN}	External driven clock and not feedback connected crystal oscillator	V_{GND}		0.3 x V_{DD}	V
Input High Voltage for HFXIN	V_{IH_HFXIN}	External driven clock and not feedback connected crystal oscillator	0.7 x V_{DD}		V_{DD}	V
IRRX Input Filter Pulse-Width Reject	t_{IRRX_R}				50	ns
IRRX Input Filter Pulse-Width Accept	t_{IRRX_A}		300			ns
Output Low Voltage for IRTX	V_{OL_IRTX}	V_{DD} = 3.6V, I_{OL} = 25mA (Note 6)			1.0	V
		V_{DD} = 2.35V, I_{OL} = 10mA (Note 6)			1.0	
		V_{DD} = 1.85V, I_{OL} = 4.5mA			1.0	
Output Low Voltage for $\overline{RESET}$ and All Port Pins (Note 12)	V_{OL}	V_{DD} = 3.6V, I_{OL} = 11mA (Note 6)		0.4	0.5	V
		V_{DD} = 2.35V, I_{OL} = 8mA (Note 6)		0.4	0.5	
		V_{DD} = 1.85V, I_{OL} = 4.5mA		0.4	0.5	
Output High Voltage for IRTX and All Port Pins	V_{OH}	I_{OH} = -2mA	V_{DDIO} - 0.5		V_{DDIO}	V
Input/Output Pin Capacitance for All Port Pins Except DP, DM	C_{IO}	(Note 6)			15	pF
Input Leakage Current	I_L	Internal pullup disabled	-100		+100	nA
Input Pullup Resistor for $\overline{RESET}$, IRTX, IRRX, P0 to P6	R_{PU}	V_{DD} = 3V, V_{OL} = V_{DD}/2 (Note 6)	16	25	39	kΩ
		V_{DD} = 2V, V_{OL} = V_{DD}/2	17	27	41	
		V_{DD} = 3.0V, V_{OL} = 0.4V (Note 6)	16	28	39	
		V_{DD} = 2.0V, V_{OL} = 0.4V (Note 6)	17	30	41	
GPIO Supply Output High Voltage	V_{DDIOH}	V_{DDIOH} current is the sum of V_{DDIO} current and I_{OH} of all GPIO, I_{OH} = 10mA	V_{DD} - 0.4		V_{DD}	V
EXTERNAL CRYSTAL/RESONATOR						
Crystal/Resonator	f_{HFXIN}	(Note 13)	1		12	MHz
Crystal/Resonator Period	t_{HFXIN}			1/f_{HFXIN}		ns
Crystal/Resonator Warmup Time	t_{XTAL_RDY}	From initial oscillation		8192 x t_{HFXIN}		ms
Oscillator Feedback Resistor	R_{OSCF}	(Note 6)	0.5	1.0	1.5	MΩ
Crystal ESR		(Note 6)			60	Ω
EXTERNAL CLOCK INPUT						
External Clock Frequency	f_{XCLK}	(Note 13)	DC		12	MHz
External Clock Period	t_{XCLK}			1/f_{XCLK}		ns
External Clock Duty Cycle	t_{XCLK_DUTY}		45		55	%
System Clock Frequency	f_{CK}			f_{HFXIN}		MHz
		HFXOUT = GND		f_{XCLK}		

RECOMMENDED OPERATING CONDITIONS (continued)

(V_{DD} = V_{RST} to 3.6V, T_A = 0°C to +70°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Single-Ended Receiver Threshold	V_{SE}		0.8		2.0	V
Single-Ended Receiver Hysteresis	V_{SEH}			200		mV
Differential Output Signal Cross-Point Voltage	V_{CRS}	C_L = 50pF (Note 6)	1.3		2.0	V
DP, DM Off-State Input Impedance	R_{LZ}		300			kΩ
Driver Output Impedance	R_{DRV}	Steady-state drive	28		44	Ω
DP Pullup Resistor	R_{PU}	Idle	0.9		1.575	kΩ
		Receiving	1.425		3.090	
USB TIMING						
DP, DM Rise Time (Transmit)	t_R	C_L = 50pF	4		20	ns
DP, DM Fall Time (Transmit)	t_F	C_L = 50pF	4		20	ns
Rise/Fall Time Matching (Transmit)	t_R/t_F	C_L = 50pF (Note 6)	90		110	%
IR						
Carrier Frequency	f_{IR}				$f_{CK}/2$	Hz
SPI (Note 6)						
SPI Master Operating Frequency	$1/t_{MCK}$				$f_{CK}/2$	MHz
SPI Slave Operating Frequency	$1/t_{SCK}$				$f_{CK}/4$	MHz
SPI I/O Rise/Fall Time	t_{SPI_RF}	C_L = 15pF, pullup = 560Ω	8		24	ns
SCLK_ Output Pulse-Width High/Low	t_{MCH}, t_{MCL}		$t_{MCK}/2$ - t_{SPI_RF}			ns
MOSI_ Output Hold Time After SCLK_ Sample Edge	t_{MOH}		$t_{MCK}/2$ - t_{SPI_RF}			ns
MOSI_ Output Valid to Sample Edge	t_{MOV}		$t_{MCK}/2$ - t_{SPI_RF}			ns
MISO_ Input Valid to SCLK_ Sample Edge Rise/Fall Setup	t_{MIS}		25			ns
MISO_ Input to SCLK_ Sample Edge Rise/Fall Hold	t_{MIH}		0			ns
SCLK_ Inactive to MOSI_ Inactive	t_{MLH}		$t_{MCK}/2$ - t_{SPI_RF}			ns
SCLK_ Input Pulse-Width High/Low	t_{SCH}, t_{SCL}			$t_{SCK}/2$		ns
$\overline{SSEL}$_ Active to First Shift Edge	t_{SSE}		t_{SPI_RF}			ns

I²C BUS CONTROLLER TIMING

(Notes 6, 21) (Figure 2)

PARAMETER	SYMBOL	STANDARD MODE		FAST MODE		UNITS
		MIN	MAX	MIN	MAX	
I²C Bus Operating Frequency	f_{I2C}	0	100	0	400	kHz
System Frequency	f_{SYS}	0.90		3.60		MHz
I²C Bit Rate	f_{I2C}		$f_{SYS}/8$		$f_{SYS}/8$	Hz
Hold Time After (Repeated) START	$t_{HD:STA}$	4.0		0.6		µs
Clock Low Period	t_{LOW_I2C}	4.7		1.3		µs
Clock High Period	t_{HIGH_I2C}	4.0		0.6		µs
Setup Time for Repeated START	$t_{SU:STA}$	4.7		0.6		µs
Hold Time for Data (Notes 22, 23)	$t_{HD:DAT}$	0	3.45	0	0.9	µs
Setup Time for Data (Note 24)	$t_{SU:DAT}$	250		100		ns
SDA/SCL Fall Time (Note 20)	t_{F_I2C}		300	$20 + 0.1C_B$	300	ns
SDA/SCL Rise Time (Note 20)	t_{R_I2C}		1000	$20 + 0.1C_B$	300	ns
Setup Time for STOP	$t_{SU:STO}$	4.0		0.6		µs
Bus Free Time Between STOP and START	t_{BUF}	4.7		1.3		µs
Capacitive Load for Each Bus Line	C_B		400		400	pF
Noise Margin at the Low Level for Each Connected Device (Including Hysteresis)	V_{nL_I2C}	$0.1 \times V_{DD}$		$0.1 \times V_{DD}$		V
Noise Margin at the Low Level for Each Connected Device (Including Hysteresis)	V_{nH_I2C}	$0.2 \times V_{DD}$		$0.2 \times V_{DD}$		V

Note 1: Specifications to 0°C are guaranteed by design and are not production tested.

Note 2: V_{PFW} can be programmed to the following nominal voltage trip points: 1.8V, 1.9V, 2.55V, and 2.75V ±3%. The values listed in the *Recommended Operating Conditions* table are for the default configuration of 1.8V nominal.

Note 3: It is not recommended to write to flash when the supply voltage drops below the power-fail warning levels, as there is uncertainty in the duration of continuous power supply. The user application should check the status of the power-fail warning flag before writing to flash to ensure complete write operations.

Note 4: The power-fail warning monitor and the power-fail reset monitor are designed to track each other with a minimum delta between the two of 0.11V.

Note 5: The power-fail reset and POR detectors are designed to operate in tandem to ensure that one or both of these signals is active at all times when $V_{DD} < V_{RST}$, ensuring the device maintains the reset state until minimum operating voltage is achieved.

Note 6: Guaranteed by design and not production tested.

Note 7: I_{S1} is measured with the USB data RAM powered down.

Note 8: The power-check interval (PCI) can be set to always on, or to 1024, 2048, or 4096 nanopower ring clock cycles.

Note 9: Measured on the V_{DD} pin and the device not in reset. All inputs are connected to GND or V_{DD}. Outputs do not source/sink any current. The device is executing code from flash memory.

Note 10: Current consumption during POR when powering up while V_{DD} is less than the POR release voltage.

Note 11: The minimum amount of time that V_{DD} must be below V_{PFW} before a power-fail event is detected.

Note 12: The maximum total current, $I_{OH(MAX)}$ and $I_{OL(MAX)}$, for all listed outputs combined should not exceed 25mA to satisfy the maximum specified voltage drop. This does not include the IRTX output.

Note 13: External clock frequency must be 12MHz to support USB functionality. Full-speed USB(12Mbps)-required bit-rate accuracy is ±2500ppm or ±0.25%. This is inclusive of all potential error sources: frequency tolerance, temperature, aging, crystal capacitive loading, board layout, etc.

Note 14: Programming time does not include overhead associated with utility ROM interface.

Note 15: For USB operation, both V_{DD} and V_{BUS} must be connected.

Note 16: FRCVDD is the force V_{DD} power-supply bit (PWCN.10). When FRCVDD = 1, V_{DDB} power switching is disabled, and V_{DD} is always used as the core 3V power supply.

Note 17: The ESD protection scheme is in production on existing parts. The 1µF capacitor on V_{BUS} is intended to protect that pin from ESD damage (rather than DP or DM) since it is externally exposed. The ESD test uses 150pF charged to 15kV applied to the 1µF capacitor creating a delta V of approximately 2.25V and limiting the voltage on V_{BUS}.

Note 18: Devices that use nonstandard supply voltages that do not conform to the intended I^2C bus system levels must relate their input levels to the voltage to which the pullup resistors R_P are connected.

Note 19: The maximum fall time, t_{F_I2C} of 300ns for the SDA and SCL bus lines is longer than the specificed maximum t_{OF_I2C} of 250ns for the output stages. This allows series protection resistors (R_S) to be connected between the SDA/SCL pins and the SDA/SCL bus lines as shown in *I^2C Bus Controller Timing* without exceeding the maximum specified fall time.

Note 20: C_B = Capacitance of one bus line in pF.

Note 21: All values referred to $V_{IH\_I2C(MIN)}$ and $V_{IL\_I2C\ (MAX)}$.

Note 22: A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the $V_{IH\_I2C(MIN)}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 23: The maximum $t_{HD:DAT}$ need only be met if the device does not stretch the low period (t_{LOW_I2C}) of the SCL signal.

Note 24: A fast-mode I^2C bus device can be used in a standard-mode I^2C bus system, but the requirement $t_{SU:DAT} \geq 250ns$ must be met. This is automatically the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line $t_{R\_I2C(MAX)} + t_{SU:DAT} = 1000 + 250 = 1250ns$ (according to the standard-mode I^2C specification) before the SCL line is released.

Note 25: AC electrical specifications are guaranteed by design and are not production tested.



Figure 1. Series Resistors (R_S) for Protecting Against High-Voltage Spikes



Figure 2. I^2C Bus Controller Timing Diagram

Pin Configurations (continued)



LQFP

Pin Descriptions—TQFN, LQFP

PIN			NAME	FUNCTION
MAXQ612 TQFN-EP	MAXQ612 LQFP	MAXQ622 LQFP		
POWER PINS				
13	22	22	V_{DD}	Supply Voltage
15, 28, 41	8, 24, 35, 63	8, 17, 24, 35, 63	GND	Ground
14	23	23	REG18	Regulator Capacitor. This pin must be connected to ground through a 1.0µF external ceramic-chip capacitor. The capacitor must be placed as close to this pin as possible. No external devices other than the capacitor should be connected to this pin.

Pin Descriptions—TQFN, LQFP (continued)

PIN			NAME	FUNCTION
MAXQ612 TQFN-EP	MAXQ612 LQFP	MAXQ622 LQFP		
RESET PINS				
12	15	15	$\overline{\text{RESET}}$	Digital, Active-Low, Reset Input/Output. The CPU is held in reset when this pin is low and begins executing from the reset vector when released. The pin includes pullup current source and should be driven by an open-drain, external source capable of sinking in excess of 4mA. This pin is driven low as an output when an internal reset condition occurs.
CLOCK PINS				
16	25	25	HFXIN	High-Frequency Crystal Input. Connect an external crystal or resonator between HFXIN and HFXOUT as the high-frequency system clock. Alternatively, HFXIN is the input for an external, high-frequency clock source when HFXOUT is shorted to ground during POR.
17	26	26	HFXOUT	
USB FUNCTION PINS				
—	—	19	V_{BUS}	USB V_{BUS} Supply Voltage. Connect V_{BUS} to a positive 5.0V power supply. Bypass V_{BUS} to ground with a 1.0µF ceramic capacitor as close to the V_{BUS} pin as possible.
—	—	16	DP	USB D+ Signal. This bidirectional pin carries the positive differential data or single-ended data. Connect this pin to a USB “B” connector. This pin is weakly pulled high internally when the USB is disabled.
—	—	18	DM	USB D- Signal. This bidirectional pin carries the negative differential data or single-ended data. Connect this pin to a USB “B” connector. This pin is weakly pulled high internally when the USB is disabled.
—	—	20	V_{DDB}	USB Transceiver Supply Voltage. This is the power output of the internal voltage regulator that is used for the USB transceiver (3.3V) block. This pin is bypassed to ground with a 1.0µF capacitor as close as possible to the package. No external circuitry should be powered from this pin.
—	—	21	V_{DDIO}	Switched 3V Power Supply. This is the power output after selection between V_{BUS} and V_{DD}. Must be connected to an external ceramic chip capacitor. The capacitor must be placed as close to this pin as possible. No external devices other than the capacitor should be connected to this pin.
IR FUNCTION PINS				
42	64	64	IRTX	IR Transmit Output. Active-low IR transmit pin capable of sinking 25mA. This pin defaults to three-state input with the weak pullup disabled during all forms of reset. Software must configure this pin after release from reset to remove the three-state input condition.
43	1	1	IRRX	IR Receive Input

Pin Descriptions—TQFN, LQFP (continued)

<table>
<tr><th colspan="3">PIN</th><th rowspan="2">NAME</th><th rowspan="2">FUNCTION</th></tr>
<tr><th>MAXQ612 TQFN-EP</th><th>MAXQ612 LQFP</th><th>MAXQ622 LQFP</th></tr>
<tr><td colspan="6">GENERAL-PURPOSE I/O AND SPECIAL FUNCTION PINS</td></tr>
<tr><td rowspan="9">44, 1–7</td><td rowspan="9">2–7, 9, 10</td><td rowspan="9">2–7, 9, 10</td><td rowspan="9">P0.0–P0.7; IRTXM, RX0, TX0, RX1, TX1, SDA, SCL, TBA0, TBA1, TBB0, TBB1</td><td>General-Purpose, Digital, I/O, Type C Port. These port pins function as bidirectional I/O pins. All port pins default to three-state mode after a reset. All alternate functions must be enabled from software.
MAXQ612 TQFN-EP | MAXQ612 LQFP | MAXQ622 LQFP | PORT | SPECIAL FUNCTION
44 | 2 | 2 | P0.0 | IRTXM
1 | 3 | 3 | P0.1 | RX0
2 | 4 | 4 | P0.2 | TX0
3 | 5 | 5 | P0.3 | RX1/SDA
4 | 6 | 6 | P0.4 | TX1/SCL
5 | 7 | 7 | P0.5 | TBA0/TBA1
6 | 9 | 9 | P0.6 | TBB0
7 | 10 | 10 | P0.7 | TBB1</td></tr>
<tr><td rowspan="9">33–40</td><td rowspan="9">45, 48–54</td><td rowspan="9">45, 48–54</td><td rowspan="9">P1.0–P1.7; INT0–INT7</td><td>General-Purpose, Digital, I/O, Type D Port; External Edge-Selectable Interrupt. These port pins function as bidirectional I/O pins or as interrupts. All port pins default to three-state mode after a reset. All interrupt functions must be enabled from software.
MAXQ612 TQFN-EP | MAXQ612 LQFP | MAXQ622 LQFP | PORT | SPECIAL FUNCTION
33 | 45 | 45 | P1.0 | INT0
34 | 48 | 48 | P1.1 | INT1
35 | 49 | 49 | P1.2 | INT2
36 | 50 | 50 | P1.3 | INT3
37 | 51 | 51 | P1.4 | INT4
38 | 52 | 52 | P1.5 | INT5
39 | 53 | 53 | P1.6 | INT6
40 | 54 | 54 | P1.7 | INT7</td></tr>
</table>

Pin Descriptions—TQFN, LQFP (continued)

<table>
<tr><th colspan="3">PIN</th><th rowspan="2">NAME</th><th rowspan="2">FUNCTION</th></tr>
<tr><th>MAXQ612 TQFN-EP</th><th>MAXQ612 LQFP</th><th>MAXQ622 LQFP</th></tr>
<tr><td rowspan="11">8–11, 29–32</td><td rowspan="11">11–14, 41–44</td><td rowspan="11">11–14, 41–44</td><td rowspan="11">P2.0–P2.7; MOSI0, MISO0, SCLK0, $\overline{SSEL0}$, TCK, TDI, TMS, TDO</td><td>General-Purpose, Digital, I/O, Type C Port. These port pins function as bidirectional I/O pins. P2.0 to P2.3 default to three-state mode after a reset. All alternate functions must be enabled from software. Enabling the pin's special function disables the general-purpose I/O on the pin. The JTAG pins (P2.4 to P2.7) default to their JTAG function with weak pullups enabled after a reset. The JTAG function can be disabled using the TAP bit in the SC register.
P2.7 functions as the JTAG test-data output on reset and defaults to an input with a weak pullup. The output function of the test data is only enabled during the TAP's shift_IR or shift_DR states.</td></tr>
<tr><td><table>
<tr><th>MAXQ612 TQFN-EP</th><th>MAXQ612 LQFP</th><th>MAXQ622 LQFP</th><th>PORT</th><th>SPECIAL FUNCTION</th></tr>
<tr><td>8</td><td>11</td><td>11</td><td>P2.0</td><td>MOSI0</td></tr>
<tr><td>9</td><td>12</td><td>12</td><td>P2.1</td><td>MISO0</td></tr>
<tr><td>10</td><td>13</td><td>13</td><td>P2.2</td><td>SCLK0</td></tr>
<tr><td>11</td><td>14</td><td>14</td><td>P2.3</td><td>$\overline{SSEL0}$</td></tr>
<tr><td>29</td><td>41</td><td>41</td><td>P2.4</td><td>TCK</td></tr>
<tr><td>30</td><td>42</td><td>42</td><td>P2.5</td><td>TDI</td></tr>
<tr><td>31</td><td>43</td><td>43</td><td>P2.6</td><td>TMS</td></tr>
<tr><td>32</td><td>44</td><td>44</td><td>P2.7</td><td>TDO</td></tr>
</table></td></tr>
<tr><td rowspan="11">18–25</td><td rowspan="11">27–34</td><td rowspan="11">27–34</td><td rowspan="11">P3.0–P3.7; INT8–INT15</td><td>General-Purpose, Digital, I/O, Type D Port; External Edge-Selectable Interrupt. These port pins function as bidirectional I/O pins or as interrupts. All port pins default to three-state mode after a reset. All interrupt functions must be enabled from software.</td></tr>
<tr><td><table>
<tr><th>MAXQ612 TQFN</th><th>MAXQ612 LQFP</th><th>MAXQ622 LQFP</th><th>PORT</th><th>SPECIAL FUNCTION</th></tr>
<tr><td>18</td><td>27</td><td>27</td><td>P3.0</td><td>INT8</td></tr>
<tr><td>19</td><td>28</td><td>28</td><td>P3.1</td><td>INT9</td></tr>
<tr><td>20</td><td>29</td><td>29</td><td>P3.2</td><td>INT10</td></tr>
<tr><td>21</td><td>30</td><td>30</td><td>P3.3</td><td>INT11</td></tr>
<tr><td>22</td><td>31</td><td>31</td><td>P3.4</td><td>INT12</td></tr>
<tr><td>23</td><td>32</td><td>32</td><td>P3.5</td><td>INT13</td></tr>
<tr><td>24</td><td>33</td><td>33</td><td>P3.6</td><td>INT14</td></tr>
<tr><td>25</td><td>34</td><td>34</td><td>P3.7</td><td>INT15</td></tr>
</table></td></tr>
</table>

Pin Descriptions—TQFN, LQFP (continued)

<table>
<tr><th colspan="3">PIN</th><th rowspan="2">NAME</th><th rowspan="2">FUNCTION</th></tr>
<tr><th>MAXQ612 TQFN-EP</th><th>MAXQ612 LQFP</th><th>MAXQ622 LQFP</th></tr>
<tr><td rowspan="10">—</td><td rowspan="10">55-62</td><td rowspan="10">55–62</td><td rowspan="10">P4.0–P4.7</td><td>General-Purpose, Digital, I/O, Type C Port. These port pins function as bidirectional I/O pins. All port pins default to three-state mode after a reset.</td></tr>
<tr><td><table>
<tr><th>MAXQ612 TQFN-EP</th><th>MAXQ612 LQFP</th><th>MAXQ622 LQFP</th><th>PORT</th><th>SPECIAL FUNCTION</th></tr>
<tr><td>—</td><td>55</td><td>55</td><td>P4.0</td><td>—</td></tr>
<tr><td>—</td><td>56</td><td>56</td><td>P4.1</td><td>—</td></tr>
<tr><td>—</td><td>57</td><td>57</td><td>P4.2</td><td>—</td></tr>
<tr><td>—</td><td>58</td><td>58</td><td>P4.3</td><td>—</td></tr>
<tr><td>—</td><td>59</td><td>59</td><td>P4.4</td><td>—</td></tr>
<tr><td>—</td><td>60</td><td>60</td><td>P4.5</td><td>—</td></tr>
<tr><td>—</td><td>61</td><td>61</td><td>P4.6</td><td>—</td></tr>
<tr><td>—</td><td>62</td><td>62</td><td>P4.7</td><td>—</td></tr>
</table></td></tr>
<tr><td rowspan="6">—</td><td rowspan="6">37–40</td><td rowspan="6">37–40</td><td rowspan="6">P5.0–P5.3; MOSI1, MISO1, SCLK1, $\overline{\text{SSEL1}}$</td><td>General-Purpose, Digital, I/O, Type C Port. These port pins function as bidirectional I/O pins. All port pins default to three-state mode after a reset. All alternate functions must be enabled from software. Enabling the pin's special function disables the general-purpose I/O on the pin.</td></tr>
<tr><td><table>
<tr><th>MAXQ612 TQFN-EP</th><th>MAXQ612 LQFP</th><th>MAXQ622 LQFP</th><th>PORT</th><th>SPECIAL FUNCTION</th></tr>
<tr><td>—</td><td>37</td><td>37</td><td>P5.0</td><td>MOSI1</td></tr>
<tr><td>—</td><td>38</td><td>38</td><td>P5.1</td><td>MISO1</td></tr>
<tr><td>—</td><td>39</td><td>39</td><td>P5.2</td><td>SCLK1</td></tr>
<tr><td>—</td><td>40</td><td>40</td><td>P5.3</td><td>$\overline{\text{SSEL1}}$</td></tr>
</table></td></tr>
<tr><td colspan="5">NO CONNECTION PINS</td></tr>
<tr><td>26, 27</td><td>16–21, 36, 46, 47</td><td>36, 46, 47</td><td>N.C.</td><td>No Connection. Reserved for future use. Leave these pins unconnected.</td></tr>
<tr><td colspan="5">EXPOSED PAD</td></tr>
<tr><td>—</td><td>—</td><td>—</td><td>EP</td><td>Exposed Pad (TQFN Only). Connect EP to the ground plane.</td></tr>
</table>

Pin Descriptions—Bare Die (continued)

<table>
<tr><th colspan="2">PIN</th><th rowspan="2">NAME</th><th rowspan="2">FUNCTION</th></tr>
<tr><th>MAXQ612</th><th>MAXQ622</th></tr>
<tr><td colspan="4">IR FUNCTION PINS</td></tr>
<tr><td>74</td><td>74</td><td>IRTX</td><td>IR Transmit Output. Active-low IR transmit pin capable of sinking 25mA. This pin defaults to three-state input with the weak pullup disabled during all forms of reset. Software must configure this pin after release from reset to remove the three-state input condition.</td></tr>
<tr><td>75</td><td>75</td><td>IRRX</td><td>IR Receive Input</td></tr>
<tr><td colspan="4">GENERAL-PURPOSE I/O AND SPECIAL FUNCTION PINS</td></tr>
<tr><td rowspan="10">1, 2, 3, 5, 6, 7, 9, 10</td><td rowspan="10">1, 2, 3, 5, 6, 7, 9, 10</td><td rowspan="10">P0.0–P0.7; IRTXM, RX0, TX0, RX1, TX1, SDA, SCL, TBA0, TBA1, TBB0, TBB1</td><td>General-Purpose, Digital, I/O, Type C Port. These port pins function as bidirectional I/O pins. All port pins default to three-state mode after a reset. All alternate functions must be enabled from software.</td></tr>
<tr><td>
<table>
<tr><th>MAXQ612</th><th>MAXQ622</th><th>PORT</th><th>SPECIAL FUNCTION</th></tr>
<tr><td>1</td><td>1</td><td>P0.0</td><td>IRTXM</td></tr>
<tr><td>2</td><td>2</td><td>P0.1</td><td>RX0</td></tr>
<tr><td>3</td><td>3</td><td>P0.2</td><td>TX0</td></tr>
<tr><td>5</td><td>5</td><td>P0.3</td><td>RX1/SDA</td></tr>
<tr><td>6</td><td>6</td><td>P0.4</td><td>TX1/SCL</td></tr>
<tr><td>7</td><td>7</td><td>P0.5</td><td>TBA0/TBA1</td></tr>
<tr><td>9</td><td>9</td><td>P0.6</td><td>TBB0</td></tr>
<tr><td>10</td><td>10</td><td>P0.7</td><td>TBB1</td></tr>
</table>
</td></tr>
<tr><td rowspan="10">55, 56, 58–63</td><td rowspan="10">55, 56, 58–63</td><td rowspan="10">P1.0–P1.7; INT0–INT7</td><td>General-Purpose, Digital, I/O, Type D Port; External Edge-Selectable Interrupt. These port pins function as bidirectional I/O pins or as interrupts. All port pins default to three-state mode after a reset. All interrupt functions must be enabled from software.</td></tr>
<tr><td>
<table>
<tr><th>MAXQ612</th><th>MAXQ622</th><th>PORT</th><th>SPECIAL FUNCTION</th></tr>
<tr><td>55</td><td>55</td><td>P1.0</td><td>INT0</td></tr>
<tr><td>56</td><td>56</td><td>P1.1</td><td>INT1</td></tr>
<tr><td>58</td><td>58</td><td>P1.2</td><td>INT2</td></tr>
<tr><td>59</td><td>59</td><td>P1.3</td><td>INT3</td></tr>
<tr><td>60</td><td>60</td><td>P1.4</td><td>INT4</td></tr>
<tr><td>61</td><td>61</td><td>P1.5</td><td>INT5</td></tr>
<tr><td>62</td><td>62</td><td>P1.6</td><td>INT6</td></tr>
<tr><td>63</td><td>63</td><td>P1.7</td><td>INT7</td></tr>
</table>
</td></tr>
</table>

Pin Descriptions—Bare Die (continued)

<table>
<tr><th colspan="2">PIN</th><th rowspan="2">NAME</th><th colspan="4">FUNCTION</th></tr>
<tr><th>MAXQ612</th><th>MAXQ622</th></tr>
<tr><td rowspan="6">46–49</td><td rowspan="6">46–49</td><td rowspan="6">P5.0–P5.3; MOSI1, MISO1, SCLK1, $\overline{\text{SSEL1}}$</td><td colspan="4">General-Purpose, Digital, I/O, Type C Port. These port pins function as bidirectional I/O pins. All port pins default to three-state mode after a reset. All alternate functions must be enabled from software. Enabling the pin's special function disables the general-purpose I/O on the pin.</td></tr>
<tr><td>MAXQ612</td><td>MAXQ622</td><td>PORT</td><td>SPECIAL FUNCTION</td></tr>
<tr><td>46</td><td>46</td><td>P5.0</td><td>MOSI1</td></tr>
<tr><td>47</td><td>47</td><td>P5.1</td><td>MISO1</td></tr>
<tr><td>48</td><td>48</td><td>P5.2</td><td>SCLK1</td></tr>
<tr><td>49</td><td>49</td><td>P5.3</td><td>$\overline{\text{SSEL1}}$</td></tr>
<tr><td rowspan="9">12–15, 38, 41, 43, 44</td><td rowspan="9">12–15, 41–44</td><td rowspan="9">P6.0–P6.7</td><td colspan="4">General-Purpose, Digital, I/O, Type C Port. These port pins function as bidirectional I/O pins. All port pins default to three-state mode after a reset.</td></tr>
<tr><td>MAXQ612</td><td>MAXQ622</td><td>PORT</td><td>SPECIAL FUNCTION</td></tr>
<tr><td>12</td><td>12</td><td>P6.0</td><td>—</td></tr>
<tr><td>13</td><td>13</td><td>P6.1</td><td>—</td></tr>
<tr><td>14</td><td>14</td><td>P6.2</td><td>—</td></tr>
<tr><td>15</td><td>15</td><td>P6.3</td><td>—</td></tr>
<tr><td>38</td><td>41</td><td>P6.4</td><td>—</td></tr>
<tr><td>41</td><td>42</td><td>P6.5</td><td>—</td></tr>
<tr><td>43</td><td>43</td><td>P6.6</td><td>—</td></tr>
<tr><td>44</td><td>44</td><td>P6.7</td><td>—</td></tr>
<tr><td colspan="6">NO CONNECTION PINS</td></tr>
<tr><td>4, 11, 17, 22–27, 52, 57, 64</td><td>4, 11, 17, 52, 57, 64</td><td>N.C.</td><td colspan="4">No Connection. Reserved for future use. Leave these pins unconnected.</td></tr>
</table>

Detailed Description

The MAXQ612/MAXQ622 provide integrated, low-cost solutions that simplify the design of IR communications equipment such as universal remote controls. Standard features include the highly optimized, single-cycle, MAXQ, 16-bit RISC core; 128KB of flash memory; 6KB data RAM; soft stack; 16 general-purpose registers; and three data pointers. The MAXQ core has the industry's best MIPS/mA rating, allowing developers to achieve the same performance as competing microcontrollers at substantially lower clock rates. Lower active-mode current combined with the even lower MAXQ612/MAXQ622 stop-mode current results in increased battery life. IR application-specific peripherals include flexible timers for generating IR carrier frequencies and modulation. A high-current, 25mA, IR drive pin and output pins capable of sinking up to 5mA support IR applications. It also includes a USB slave interface compatible with existing host HID device drivers, I^2C, dual SPI, dual USARTs, up to 56 general-purpose I/O pins ideal for keypad matrix input, and a power-fail-detection circuit to notify.

Operating from DC to 12MHz, almost all instructions execute in a single clock cycle (83.3ns at 12MHz), enabling nearly 12MIPS true-code operation. When active device operation is not required, an ultra-low-power stop mode can be invoked from software, resulting in quiescent current consumption of less than 300nA typical and 3µA maximum. The combination of high-performance instructions and ultra-low

The IR timer is composed of a carrier generator and a carrier modulator. The carrier generation module uses the 16-bit IR carrier register (IRCA) to define the high and low time of the carrier through the IR carrier high byte (IRCAH) and IR carrier low byte (IRCAL). The carrier modulator uses the IR data bit (IRDATA) and IR modulator time register (IRMT) to determine whether the carrier or the idle condition is present on IRTX.

Carrier Generation Module

The IRCAH byte defines the carrier high time in terms of the number of IR input clocks, whereas the IRCAL byte defines the carrier low time.

- IR Input Clock (f_{IRCLK}) = $f_{SYS}/2^{IRDIV[1:0]}$
- Carrier Frequency ($f_{CARRIER}$) = f_{IRCLK}/(IRCAH + IRCAL + 2)
- Carrier High Time = IRCAH + 1
- Carrier Low Time = IRCAL + 1
- Carrier Duty Cycle = (IRCAH + 1)/(IRCAH + IRCAL + 2)

During transmission, the IRCA register is latched for each IRV downcount interval, and is sampled along with the IRTXPOL and IRDATA bits at the beginning of each new IRV downcount interval so that duty-cycle variation and frequency shifting is possible from one interval to the next. The starting/idle state and the carrier polarity of the IRTX pin can be configured when the IR timer is enabled.

IR Transmission

During IR transmission (IRMODE = 1), the carrier generator creates the appropriate carrier waveform, while the carrier modulator performs the modulation. The carrier modulation can be performed as a function of carrier cycles or IRCLK cycles dependent on the setting of the IRCFME bit. When IRCFME = 0, the IRV down counter is clocked by the carrier frequency and thus the modulation is a function of carrier cycles. When IRCFME = 1, the IRV down counter is clocked by IRCLK, allowing carrier modulation timing with IRCLK resolution.

The IRTXPOL bit defines the starting/idle state as well as the carrier polarity for the IRTX pin. If IRTXPOL = 1, the IRTX pin is set to a logic-high when the IR timer module is enabled. If IRTXPOL = 0, the IRTX pin is set to a logic-low when the IR timer is enabled.

A separate register bit, IR data (IRDATA), is used to determine whether the carrier generator output is output to the IRTX pin for the next IRMT carrier cycles. When IRDATA = 1, the carrier waveform (or inversion of this waveform if IRTXPOL = 1) is output on the IRTX pin during the next IRMT cycles. When IRDATA = 0, the idle condition, as defined by IRTXPOL, is output on the IRTX pin during the next IRMT cycles.

The IR timer acts as a down counter in transmit mode. An IR transmission starts when the IREN bit is set to 1 when IRMODE = 1; when the IRMODE bit is set to 1 when IREN = 1; or when IREN and IRMODE are both set to 1 in the same instruction. The IRMT and IRCA registers, along with the IRDATA and IRTXPOL bits, are sampled at the beginning of the transmit process and every time the IR timer value reload its value. When the IRV reaches 0000h value, on the next carrier clock, it does the following:

1) Reloads IRV with IRMT.
2) Samples IRCA, IRDATA, and IRTXPOL.
3) Generates IRTX accordingly.
4) Sets IRIF to 1.
5) Generates an interrupt to the CPU if enabled (IRIE = 1).

IR Transmit—Independent External Carrier and Modulator Outputs

The normal transmit mode modulates the carrier based upon the IRDATA bit. However, the user has the option to input the modulator (envelope) on an external pin if desired. The IRDATA bit is output directly to the IRTXM pin (if IRTXPOL = 0) on each IRV downcount interval boundary just as if it were being used to internally modulate the carrier frequency. If IRTXPOL = 1, the inverse of the IRDATA bit is output to the IRTXM pin on the IRV interval downcount boundaries. When the envelope mode is enabled, it is possible to output either the modulated (IRENV[1:0] = 01b) or unmodulated (INENV[1:0] = 10b) carrier to the IRTX pin.

IR Receive

When configured in receive mode (IRMODE = 0), the IR hardware supports the IRRX capture function. The IRRXSEL[1:0] bits define which edge(s) of the IRRX pin should trigger the IR timer capture function. Once started, the IR timer (IRV) starts up counting from 0000h when a qualified capture event as defined by IRRXSEL happens. The IRV register is, by default, counting carrier cycles as defined by the IRCA register. However, the IR carrier frequency detect (IRCFME) allows clocking of the IRV register directly with the IRCLK for finer resolution. When IRCFME = 0, the IRCA defined carrier is counted by IRV. When IRCFME = 1, the IRCLK clocks the IRV register.

On the next qualified event, it does the following:

1) Captures the IRRX pin state and transfers its value to IRDATA. If a falling edge occurs, IRDATA = 0. If a rising edge occurs, IRDATA = 1.

- Programmable 9th bit parity support
- Start/stop bit support

Serial Peripheral Interface (SPI)

The dual-integrated SPI interfaces provide independent serial communication channels that communicate synchronously with peripheral devices in a multiple master or multiple slave system. The interface allows access to a 4-wire, full-duplex serial bus, and can be operated in either master mode or slave mode. Collision detection is provided when two or more masters attempt a data transfer at the same time.

The maximum SPI master transfer rate is Sysclk/2. When operating as an SPI slave, the MAXQ612/MAXQ622 can support up to Sysclk/4 SPI transfer rate. Data is transferred as an 8-bit or 16-bit value, MSB first. In addition, the SPI module supports configuration of an active $\overline{SSEL}$ state through the slave active select. Separate pins and registers are used to differentiate between the two SPI ports.

I²C Bus

The microcontroller integrates an internal I²C bus master/slave for communication with a wide variety of other I²C–enabled peripherals. The I²C bus is a 2-wire, bidirectional bus using two bus lines—the serial data line (SDA) and the serial clock line (SCL)—and a ground line. Both the SDA and SDL lines must be driven as open-collector/drain outputs. External resistors are required as shown in Figure 1 to pull the lines to a logic-high state.

The device supports both the master and slave protocols. In the master mode, the device has ownership of the I²C bus, drives the clock, and generates the START and STOP signals. This allows it to send data to a slave or receive data from a slave as required. In slave mode, the device relies on an externally generated clock to drive SCL and responds to data and commands only when requested by the I²C master device.

USB Controller (MAXQ622 Only)

The integrated USB controller is compliant with the USB 2.0 specification, providing full-speed operation with the newest generation of USB peripherals. The USB controller functions as a full-speed USB peripheral device. Integrating the USB physical interface (PHY) allows direct connection to the USB cable, reducing board space and overall system cost. A system interrupt can be enabled to signal that the USB needs to be serviced. The CPU communicates to the USB controller module through the SFR interface. The microcontroller is seen by a USB host as a peripheral, characterized by the following endpoints:

- EP0: Bidirectional CONTROL endpoint with a 64-byte data storage.
- EP1-OUT: BULK (or INT) OUT endpoint. Double-buffered 64 bytes data storage.
- EP2-IN: BULK (or INT) IN endpoint. Double-buffered 64 bytes data storage.
- EP3-IN: BULK (or INT) IN endpoint. Single-buffered 64 bytes data storage.

The choice to use EP1, EP2, and EP3 as BULK or INTERRUPT endpoints is strictly a function of the endpoint descriptors that the USB controller returns to the USB host during enumeration.

The USB controller communicates to a total of 384 bytes of endpoint data memory (2 x 64 bytes for each data moving endpoint EP1 and EP2), 64 bytes for the CONTROL endpoint, and 64 bytes for endpoint EP3.

Double-buffering EP1 and EP2 improves throughput by allowing the CPU to read or load the next packet while the USB controller is moving the current packet over USB. EP3-IN is intended to serve as a large interrupt endpoint for various USB class specifications such as the Still Image Capture Device. It can also be used as a second BULK IN endpoint.

On-Chip Oscillator

An external quartz crystal or a ceramic resonator can be connected between HFXIN and HFXOUT, as illustrated in Figure 3.

To operate the core from an external clock, connect the clock source to the HFXIN pin and connect the HFXOUT



Figure 3. On-Chip Oscillator

pin to GND. The clock source should be driven through a CMOS driver. If the clock driver is a TTL gate, its output must be connected to V_{DD} through a pullup resistor to ensure a satisfactory logic level for active clock pulses. To minimize system noise on the clock circuitry, the external clock source must meet the maximum rise and fall times and the minimum high and low times specified for the clock source. The external noise can affect the clock generation circuit if these parameters do not meet the specification.

Noise at HFXIN and HFXOUT can adversely affect on-chip clock timing. It is good design practice to place the crystal and capacitors as near the oscillator circuitry as possible with a direct short trace. The typical values of external capacitors vary with the type of crystal to be used.

ROM Loader

The ROM loader loads program memory and configures loader-specific configuration features. To increase the security of the system, the loader denies access to the system, user loader, or user-application memories unless an area-specific password is provided.

Loading Flash Memory

An internal bootstrap loader allows reloading over a simple JTAG interface. As a result, software can be upgraded in-system, eliminating the need for a costly hardware retrofit when updates are required. Remote software uploads are possible that enable physically inaccessible applications to be frequently updated. The interface hardware can be a JTAG connection to another microcontroller, or a connection to a PC serial port using a USB-to-JTAG converter such as the MAXQUSBJTAG-KIT#, available from Maxim. If in-system programmability is not required, a commercial gang programmer can be used for mass programming. Activating the JTAG interface and loading the test access port (TAP) with the system programming instruction invokes the bootstrap loader. Setting the SPE bit to one during reset through the JTAG interface executes the bootstrap-loader mode program that resides in the utility ROM. When programming is complete, the bootstrap loader can clear the SPE bit and reset the device, allowing the device to bypass the utility ROM and begin execution of the application software.

In addition, the ROM loader also enforces the memory-protection policies. Passwords that are 16 words are required to access the ROM loader interface.

_In-Application Flash Programming

From user-application code, flash memory can be programmed using the ROM utility functions from either C or assembly language. The function declarations below show examples of some of the ROM utility functions provided for in-application flash memory programming:

```
/* Write one 16-bit word to code address 'dest'.
* Dest must be aligned to 16 bits.
* Returns 0 = failure, 1 = OK.
*/
int flash_write (uint16_t dest, uint16_t data);
```

To erase, the following function would be used:

```
/* Erase the given Flash page
* addr: Flash offset (anywhere within page)
*/
int flash_erasepage(uint16_t addr);
```

The in-application flash memory programming must call ROM utility functions to erase and program any of the flash memory. Memory protection is enforced by the ROM utility functions.

In-Circuit Debug and JTAG Interface

Embedded debug hardware and software are developed and integrated to provide full in-circuit debugging capability in a user-application environment. These hardware and software features include the following:

- Debug engine
- Set of registers providing the ability to set breakpoints on register, code, or data using debug service routines stored in ROM

Collectively, these hardware and software features support two modes of in-circuit debug functionality:

- Background mode:

  CPU is executing the normal user program

  Allows the host to configure and set up the in-circuit debugger
- Debug mode:

  Debugger takes over the control of the CPU

  Read/write accesses to internal registers and memory

  Single-step of the CPU for trace operation

The interface to the debug engine is the TAP controller. The interface allows for communication with a bus

Table 4. Power-Fail Warning Level Selection

PWCN.PFWARNCN[1:0]	PFW THRESHOLD (V)
00	1.8
01	1.9
10	2.55
11	2.75

mode to minimize power consumption. This feature is enabled using the power-fail monitor disable (PFD) bit in the PWCN register. The reset default state for the PFD bit is 1, which disables the power-fail monitor function during stop mode. If power-fail monitoring is disabled (PFD = 1) during stop mode, the circuitry responsible for generating a power-fail warning or reset is shut down and neither condition is detected. Thus, the $V_{DD} < V_{RST}$ condition does not invoke a reset state. However, in the event that V_{DD} falls below the POR level, a POR is generated. The power-fail monitor is enabled prior to stop mode exit and before code execution begins. If a power-fail warning condition ($V_{DD} < V_{PFW}$) is then detected, the power-fail interrupt flag is set on stop mode exit. If a power-fail reset condition is detected ($V_{DD} < V_{RST}$), the CPU goes into reset.

Power-Fail Warning

The power-fail monitor can assert an interrupt if the voltage falls below a configurable threshold between the operating voltage and the reset voltage. This, if enabled, can allow the firmware to perform housekeeping tasks if the voltage level decays below the warning threshold. The power-fail threshold value should only be changed when the power-fail warning interrupt is disabled (CKCN. PFIE = 0) to prevent unintended triggering of the power-fail warning condition.

The power-fail warning threshold is reset to 1.8V by a POR and is not affected by other resets. See Table 4.

Power-Fail Detection

Figures 5, 6, and 7 show the power-fail detection and response during normal and stop-mode operation.

If a reset is caused by a power-fail, the power-fail monitor can be set to one of the following intervals:

- Always on—continuous monitoring
- 2^{11} nanopower ring oscillator clocks (~256ms)
- 2^{12} nanopower ring oscillator clocks (~512ms)
- 2^{13} nanopower ring oscillator clocks (~1.024s)

In the case where the power-fail circuitry is periodically turned on, the power-fail detection is turned on for two



Figure 5. Power-Fail Detection During Normal Operation



Figure 6. Stop Mode Power-Fail Detection States with Power-Fail Monitor Enabled

Table 6. Stop Mode Power-Fail Detection States with Power-Fail Monitor Enabled

STATE	POWER-FAIL	INTERNAL REGULATOR	CRYSTAL OSCILLATOR	SRAM RETENTION	COMMENTS
A	On	Off	Off	Yes	Application enters stop mode. $V_{DD} > V_{RST}$. CPU in stop mode.
B	On	Off	Off	Yes	Power drop too short. Power-fail not detected.
C	On	On	On	Yes	$V_{RST} < V_{DD} < V_{PFW}$. Power-fail warning detected. Turn on regulator and crystal. Crystal warmup time, t_{XTAL_RDY}. Exit stop mode.
D	On	Off	Off	Yes	Application enters stop mode. $V_{DD} > V_{RST}$. CPU in stop mode.
E	On (Periodically)	Off	Off	Yes	$V_{POR} < V_{DD} < V_{RST}$. Power-fail detected. CPU goes into reset. Power-fail monitor turns on periodically.
F	Off	Off	Off	—	$V_{DD} < V_{POR}$. Device held in reset. No operation allowed.

MAXQ612/MAXQ622

16-Bit Microcontrollers with Infrared Module and Optional USB

Block Diagram



Development and Technical Support

Maxim and third-party suppliers provide a variety of highly versatile, affordably priced development tools for this microcontroller, including the following:

- Compilers
- In-circuit emulators
- Integrated Development Environments (IDEs)
- JTAG-to-serial converters for programming and debugging

A partial list of development tool vendors can be found at **www.maximintegrated.com/MAXQ_tools**.

For technical support, go to **https://support.maximintegrated.com/micro**.

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
64 LQFP	C64+5	21-0083	90-0141
44 TQFN-EP	T4477+2	21-0144	90-0127

Ordering Information/Selector Guide

PART	TEMP RANGE	OPERATING VOLTAGE (V)	PROGRAM MEMORY (KB)	DATA MEMORY (KB)	USB FULL SPEED	PIN-PACKAGE
MAXQ612J-0000+	0°C to +70°C	1.7 to 3.6	128 Flash	6	No	44 TQFN-EP*
MAXQ612G-0000+	0°C to +70°C	1.7 to 3.6	128 Flash	6	No	64 LQFP
MAXQ622G-0000+	0°C to +70°C	1.7 to 3.6	128 Flash	6	Yes	64 LQFP

Note: *The 4-digit suffix "-0000" indicates a microcontroller in the default state with the flash memory unprogrammed. Any value other than 0000 indicates a device preprogrammed at Maxim with proprietary customer-supplied software. For more information on factory preprogramming of these devices, contact Maxim at https://support.maximintegrated.com/micro. Information on masked ROM devices and bare die versions for most of these devices are available. Contact the factory for availability.*

+Denotes a lead(Pb)-free/RoHS-compliant package.

**EP = Exposed pad.*

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/10	Initial release	—
1	5/10	Changed the V_{DDIOH} spec for I_{OH} from I_{OH} = 20mA to I_{OH} = 10mA in the *Recommended Operating Conditions* table	5
2	5/11	Added the *Pin Descriptions—Bare Die* table	18–21