

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 100MHz |
| Connectivity | CANbus, Ethernet, I ² C, IrDA, Microwire, SPI, SSI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT |
| Number of I/O | 70 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.4V ~ 3.6V |
| Data Converters | A/D 8x12b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TFBGA |
| Supplier Device Package | 100-TFBGA (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1768fet100z |

- ◆ Quadrature encoder interface that can monitor one external quadrature encoder.
- ◆ One standard PWM/timer block with external count input.
- ◆ RTC with a separate power domain and dedicated RTC oscillator. The RTC block includes 20 bytes of battery-powered backup registers.
- ◆ WatchDog Timer (WDT). The WDT can be clocked from the internal RC oscillator, the RTC oscillator, or the APB clock.
- ◆ Arm Cortex-M3 system tick timer, including an external clock input option.
- ◆ Repetitive interrupt timer provides programmable and repeating timed interrupts.
- ◆ Each peripheral has its own clock divider for further power savings.
- Standard JTAG debug interface for compatibility with existing tools. Serial Wire Debug and Serial Wire Trace Port options. Boundary Scan Description Language (BSDL) is not available for this device.
- Emulation trace module enables non-intrusive, high-speed real-time tracing of instruction execution.
- Integrated PMU (Power Management Unit) automatically adjusts internal regulators to minimize power consumption during Sleep, Deep sleep, Power-down, and Deep power-down modes.
- Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
- Single 3.3 V power supply (2.4 V to 3.6 V).
- Four external interrupt inputs configurable as edge/level sensitive. All pins on Port 0 and Port 2 can be used as edge sensitive interrupt sources.
- Non-maskable Interrupt (NMI) input.
- Clock output function that can reflect the main oscillator clock, IRC clock, RTC clock, CPU clock, and the USB clock.
- The Wake-up Interrupt Controller (WIC) allows the CPU to automatically wake up from any priority interrupt that can occur while the clocks are stopped in deep sleep, Power-down, and Deep power-down modes.
- Processor wake-up from Power-down mode via any interrupt able to operate during Power-down mode (includes external interrupts, RTC interrupt, USB activity, Ethernet wake-up interrupt, CAN bus activity, Port 0/2 pin interrupt, and NMI).
- Brownout detect with separate threshold for interrupt and forced reset.
- Power-On Reset (POR).
- Crystal oscillator with an operating range of 1 MHz to 25 MHz.
- 4 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
- PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the main oscillator, the internal RC oscillator, or the RTC oscillator.
- USB PLL for added flexibility.
- Code Read Protection (CRP) with different security levels.
- Unique device serial number for identification purposes.
- Available as LQFP100 (14 mm × 14 mm × 1.4 mm), TFBGA100¹ (9 mm × 9 mm × 0.7 mm), and WLCSP100 (5.07 × 5.07 × 0.53 mm) package.

1. LPC1768/65 only.

Table 4. Pin allocation table TFBGA100 ...continued

| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
|--------------|-------------------------------------|-----|-----------------------------------|-----|------------------------------|-----|---------------------------------------|
| 9 | P2[7]/RD2/RTS1 | 10 | P2[8]/TD2/TXD2 | 11 | - | 12 | - |
| Row F | | | | | | | |
| 1 | VREFN | 2 | RTCX1 | 3 | RESET | 4 | P1[31]/SCK1/ AD0[5] |
| 5 | P1[21]/MCABORT/ PWM1[3]/SSEL0 | 6 | P0[18]/DCD1/ MOSI0/MOSI | 7 | P2[9]/USB_CONNECT/ RXD2 | 8 | P0[16]/RXD1/ SSEL0/SSEL |
| 9 | P0[17]/CTS1/ MISO0/MISO | 10 | P0[15]/TXD1/ SCK0/SCK | 11 | - | 12 | - |
| Row G | | | | | | | |
| 1 | RTCX2 | 2 | VBAT | 3 | XTAL2 | 4 | P0[30]/USB_D- |
| 5 | P1[25]/MCOA1/ MAT1[1] | 6 | P1[29]/MCOB2/ PCAP1[1]/MAT0[1] | 7 | V _{SS} | 8 | P0[21]/RI1/RD1 |
| 9 | P0[20]/DTR1/SCL1 | 10 | P0[19]/DSR1/SDA1 | 11 | - | 12 | - |
| Row H | | | | | | | |
| 1 | P1[30]/V _{BUS} / AD0[4] | 2 | XTAL1 | 3 | P3[25]/MAT0[0]/ PWM1[2] | 4 | P1[18]/USB_UP_LED/ PWM1[1]/CAP1[0] |
| 5 | P1[24]/MCI2/ PWM1[5]/MOSI0 | 6 | V _{DD(REG)} (3V3) | 7 | P0[10]/TXD2/ SDA2/MAT3[0] | 8 | P2[11]/EINT1/ I2STX_CLK |
| 9 | V _{DD} (3V3) | 10 | P0[22]/RTS1/TD1 | 11 | - | 12 | - |

Table 5. Pin description ...continued

| Symbol | Pin/ball | | | | Type | Description |
|---|----------|----------|----------|-----|------|---|
| | LQFP100 | TFBGA100 | WLCSP100 | | | |
| P0[23]/AD0[0]/ I2SRX_CLK/ CAP3[0] | 9 | E5 | D5 | [2] | I/O | P0[23] — General purpose digital input/output pin. |
| | | | | | I | AD0[0] — A/D converter 0, input 0. |
| | | | | | I/O | I2SRX_CLK — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I²S-bus specification</i> . (LPC1769/68/67/66/65/63 only). |
| | | | | | I | CAP3[0] — Capture input for Timer 3, channel 0. |
| P0[24]/AD0[1]/ I2SRX_WS/ CAP3[1] | 8 | D1 | B4 | [2] | I/O | P0[24] — General purpose digital input/output pin. |
| | | | | | I | AD0[1] — A/D converter 0, input 1. |
| | | | | | I/O | I2SRX_WS — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I²S-bus specification</i> . (LPC1769/68/67/66/65/63 only). |
| | | | | | I | CAP3[1] — Capture input for Timer 3, channel 1. |
| P0[25]/AD0[2]/ I2SRX_SDA/ TXD3 | 7 | D2 | A3 | [2] | I/O | P0[25] — General purpose digital input/output pin. |
| | | | | | I | AD0[2] — A/D converter 0, input 2. |
| | | | | | I/O | I2SRX_SDA — Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I²S-bus specification</i> . (LPC1769/68/67/66/65/63 only). |
| | | | | | O | TXD3 — Transmitter output for UART3. |
| P0[26]/AD0[3]/ AOUT/RXD3 | 6 | D3 | C5 | [3] | I/O | P0[26] — General purpose digital input/output pin. |
| | | | | | I | AD0[3] — A/D converter 0, input 3. |
| | | | | | O | AOUT — DAC output (LPC1769/68/67/66/65/63 only). |
| | | | | | I | RXD3 — Receiver input for UART3. |
| P0[27]/SDA0/ USB_SDA | 25 | J2 | C8 | [4] | I/O | P0[27] — General purpose digital input/output pin. Output is open-drain. |
| | | | | | I/O | SDA0 — I ² C0 data input/output. Open-drain output (for I ² C-bus compliance). |
| | | | | | I/O | USB_SDA — USB port I ² C serial data (OTG transceiver, LPC1769/68/66/65 only). |
| P0[28]/SCL0/ USB_SCL | 24 | J1 | B9 | [4] | I/O | P0[28] — General purpose digital input/output pin. Output is open-drain. |
| | | | | | I/O | SCL0 — I ² C0 clock input/output. Open-drain output (for I ² C-bus compliance). |
| | | | | | I/O | USB_SCL — USB port I ² C serial clock (OTG transceiver, LPC1769/68/66/65 only). |
| P0[29]/USB_D+ | 29 | J3 | B10 | [5] | I/O | P0[29] — General purpose digital input/output pin. |
| | | | | | I/O | USB_D+ — USB bidirectional D+ line. (LPC1769/68/66/65/64 only). |
| P0[30]/USB_D– | 30 | G4 | C9 | [5] | I/O | P0[30] — General purpose digital input/output pin. |
| | | | | | I/O | USB_D– — USB bidirectional D– line. (LPC1769/68/66/65/64 only). |

The MPU allows separating processing tasks by disallowing access to each other's data, disabling access to memory regions, allowing memory regions to be defined as read-only and detecting unexpected memory accesses that could potentially break the system.

The MPU separates the memory into distinct regions and implements protection by preventing disallowed accesses. The MPU supports up to 8 regions each of which can be divided into 8 subregions. Accesses to memory locations that are not defined in the MPU regions, or not permitted by the region setting, will cause the Memory Management Fault exception to take place.

8.6 Memory map


The LPC17xx incorporates several distinct memory regions, shown in the following figures. [Figure 5](#) shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB peripheral area is 2 MB in size and is divided to allow for up to 128 peripherals. The APB peripheral area is 1 MB in size and is divided to allow for up to 64 peripherals. Each peripheral of either type is allocated 16 kB of space. This allows simplifying the address decoding for each peripheral.

LPC1769/68/67/66/65/64/63

| AHB peripherals | | |
|-----------------|------------------------------------|-------------|
| 127- 4 reserved | | 0x5020 0000 |
| 3 | USB controller ⁽¹⁾ | 0x5001 0000 |
| 2 | reserved | 0x5000 C000 |
| 1 | GPDMA controller | 0x5000 8000 |
| 0 | Ethernet controller ⁽¹⁾ | 0x5000 4000 |
| | | 0x5000 0000 |

| APB0 peripherals | | |
|------------------|---------------------------------|-------------|
| 31 - 24 reserved | | 0x4008 0000 |
| 23 | I2C1 | 0x4006 0000 |
| 22 - 19 reserved | | 0x4005 C000 |
| 18 | CAN2 ⁽¹⁾ | 0x4004 C000 |
| 17 | CAN1 ⁽¹⁾ | 0x4004 8000 |
| 16 | CAN common ⁽¹⁾ | 0x4004 4000 |
| 15 | CAN AF registers ⁽¹⁾ | 0x4004 0000 |
| 14 | CAN AF RAM ⁽¹⁾ | 0x4003 C000 |
| 13 | ADC | 0x4003 8000 |
| 12 | SSP1 | 0x4003 4000 |
| 11 | pin connect | 0x4003 0000 |
| 10 | GPIO interrupts | 0x4002 C000 |
| 9 | RTC + backup registers | 0x4002 8000 |
| 8 | SPI | 0x4002 4000 |
| 7 | I2C0 | 0x4002 0000 |
| 6 | PWM1 | 0x4001 C000 |
| 5 | reserved | 0x4001 8000 |
| 4 | UART1 | 0x4001 4000 |
| 3 | UART0 | 0x4001 0000 |
| 2 | timer 1 | 0x4000 8000 |
| 1 | timer 0 | 0x4000 4000 |



| APB1 peripherals | |
|------------------|----------------------------|
| 31 | system control |
| 30 - 16 reserved | |
| 15 | QEI |
| 14 | motor control PWM |
| 13 | reserved |
| 12 | repetitive interrupt timer |
| 11 | reserved |
| 10 | I2S ⁽¹⁾ |
| 9 | reserved |
| 8 | I2C2 |
| 7 | UART3 |
| 6 | UART2 |
| 5 | timer 3 |
| 4 | timer 2 |
| 3 | DAC ⁽¹⁾ |
| 2 | SSP0 |
| 1 - 0 reserved | |

0x0000 0400 + 256 words
active interrupt vectors

(1) Not available on all parts. See Table 2.

Fig 5. LPC17xx memory map

- Enhanced Ethernet features:
 - Receive filtering.
 - Multicast and broadcast frame support for both transmit and receive.
 - Optional automatic Frame Check Sequence (FCS) insertion with Cyclic Redundancy Check (CRC) for transmit.
 - Selectable automatic transmit frame padding.
 - Over-length frame support for both transmit and receive allows any length frames.
 - Promiscuous receive mode.
 - Automatic collision back-off and frame retransmission.
 - Includes power management by clock switching.
 - Wake-on-LAN power management support allows system wake-up: using the receive filters or a magic frame detection filter.
- Physical interface:
 - Attachment of external PHY chip through standard RMII interface.
 - PHY register access is available via the MIIM interface.

8.12 USB interface

Remark: The USB controller is available as device/Host/OTG controller on parts LPC1769/68/66/65 and as device-only controller on part LPC1764.

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The host controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot plugging and dynamic configuration of the devices. All transactions are initiated by the host controller.

The USB interface includes a device, Host, and OTG controller with on-chip PHY for device and Host functions. The OTG switching protocol is supported through the use of an external controller. Details on typical USB interfacing solutions can be found in [Section 15.1](#).

8.12.1 USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host controller. It consists of a register interface, serial interface engine, endpoint buffer memory, and a DMA controller. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled. When enabled, the DMA controller transfers data between the endpoint buffer and the on-chip SRAM.

8.12.1.1 Features

- Fully compliant with *USB 2.0 specification (full speed)*.
- Supports 32 physical (16 logical) endpoints with a 4 kB endpoint buffer RAM.
- Supports Control, Bulk, Interrupt and Isochronous endpoints.
- Scalable realization of endpoints at run time.

8.16 UARTs

The LPC17xx each contain four UARTs. In addition to standard transmit and receive data lines, UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address detection using 9-bit mode.

The UARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

8.16.1 Features

- Maximum UART data bit rate of 6.25 Mbit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- UART1 equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- UART3 includes an IrDA mode to support infrared communication.
- All UARTs have DMA support.

8.17 SPI serial I/O controller

The LPC17xx contain one SPI controller. SPI is a full duplex serial interface designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends 8 bits to 16 bits of data to the slave, and the slave always sends 8 bits to 16 bits of data to the master.

8.17.1 Features

- Maximum SPI data bit rate of 12.5 Mbit/s
- Compliant with SPI specification
- Synchronous, serial, full duplex communication
- Combined SPI master and slave
- Maximum data bit rate of one eighth of the input clock rate
- 8 bits to 16 bits per transfer

8.18 SSP serial I/O controller

The LPC17xx contain two SSP controllers. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given

- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

8.22 Pulse width modulator

The PWM is based on the standard Timer block and inherits all of its features, although only the PWM function is pinned out on the LPC17xx. The Timer is designed to count cycles of the system derived clock and optionally switch pins, generate interrupts or perform other actions when specified timer values occur, based on seven match registers. The PWM function is in addition to these features, and is based on match register events.

The ability to separately control rising and falling edge locations allows the PWM to be used for more applications. For instance, multi-phase motor control typically requires three non-overlapping PWM outputs with individual control of all three pulse widths and positions.

Two match registers can be used to provide a single edge controlled PWM output. One match register (PWMMR0) controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge controlled PWM outputs require only one match register each, since the repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM outputs will all have a rising edge at the beginning of each PWM cycle, when an PWMMR0 match occurs.

Three match registers can be used to provide a PWM output with both edges controlled. Again, the PWMMR0 match register controls the PWM cycle rate. The other match registers control the two PWM edge positions. Additional double edge controlled PWM outputs require only two match registers each, since the repetition rate is the same for all PWM outputs.

With double edge controlled PWM outputs, specific match registers control the rising and falling edge of the output. This allows both positive going PWM pulses (when the rising edge occurs prior to the falling edge), and negative going PWM pulses (when the falling edge occurs prior to the rising edge).

8.22.1 Features

- One PWM block with Counter or Timer operation (may use the peripheral clock or one of the capture inputs as the clock source).
- Seven match registers allow up to 6 single edge controlled or 3 double edge controlled PWM outputs, or a mix of both types. The match registers also allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.

See [Figure 6](#) for an overview of the LPC17xx clock generation.




Fig 6. LPC17xx clocking generation block diagram

8.29.1.1 Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the PLL and subsequently the CPU. The nominal IRC frequency is 4 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Upon power-up or any chip reset, the LPC17xx use the IRC as the clock source. Software may later switch to one of the other available clock sources.

8.29.1.2 Main oscillator

The main oscillator can be used as the clock source for the CPU, with or without using the PLL. The main oscillator also provides the clock source for the dedicated USB PLL.

The main oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the main PLL. The clock selected as the PLL input is PLLCLKIN. The Arm processor clock frequency is referred to as CCLK elsewhere in this document. The frequencies of PLLCLKIN and CCLK are the same value unless the PLL is active and connected. The clock frequency for each peripheral can be selected individually and is referred to as PCLK. Refer to [Section 8.29.2](#) for additional information.

8.29.1.3 RTC oscillator

The RTC oscillator can be used as the clock source for the RTC block, the main PLL, and/or the CPU.

8.29.8 Power domains

The LPC17xx provide two independent power domains that allow the bulk of the device to have power removed while maintaining operation of the RTC and the backup Registers.

On the LPC17xx, I/O pads are powered by the 3.3 V ($V_{DD(3V3)}$) pins, while the $V_{DD(REG)(3V3)}$ pin powers the on-chip voltage regulator which in turn provides power to the CPU and most of the peripherals.

Depending on the LPC17xx application, a design can use two power options to manage power consumption.

The first option assumes that power consumption is not a concern and the design ties the $V_{DD(3V3)}$ and $V_{DD(REG)(3V3)}$ pins together. This approach requires only one 3.3 V power supply for both pads, the CPU, and peripherals. While this solution is simple, it does not support powering down the I/O pad ring “on the fly” while keeping the CPU and peripherals alive.



The second option uses two power supplies; a 3.3 V supply for the I/O pads ($V_{DD(3V3)}$) and a dedicated 3.3 V supply for the CPU ($V_{DD(REG)(3V3)}$). Having the on-chip voltage regulator powered independently from the I/O pad ring enables shutting down of the I/O pad power supply “on the fly”, while the CPU and peripherals stay active.

The VBAT pin supplies power only to the RTC domain. The RTC requires a minimum of power to operate, which can be supplied by an external battery. The device core power ($V_{DD(REG)(3V3)}$) is used to operate the RTC whenever $V_{DD(REG)(3V3)}$ is present. Therefore, there is no power drain from the RTC battery when $V_{DD(REG)(3V3)}$ is available.

Table 8. Static characteristics ...continued
 $T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, unless otherwise specified.

| Symbol | Parameter | Conditions | | Min | Typ ^[1] | Max | Unit |
|--|---|---|------------------|----------------------------|--------------------|-------------------------|------|
| I _{DD(ADC)} | ADC supply current | active mode; ADC powered | [16][17] | - | 1.95 | - | mA |
| | | ADC in Power-down mode | [16][18] | - | <0.2 | - | μA |
| | | deep sleep mode | [16] | - | 38 | - | nA |
| | | power-down mode | [16] | - | 38 | - | nA |
| | | deep power-down mode | [16] | - | 24 | - | nA |
| I _{I(ADC)} | ADC input current | on pin VREFP | | | | | |
| | | deep sleep mode | [19] | - | 100 | - | nA |
| | | power-down mode | [19] | - | 100 | - | nA |
| | | deep power-down mode | [19] | - | 100 | - | nA |
| Standard port pins, RESET , RTCK | | | | | | | |
| I _{IL} | LOW-level input current | V _I = 0 V; on-chip pull-up resistor disabled | | - | 0.5 | 10 | nA |
| I _{IH} | HIGH-level input current | V _I = V _{DD(3V3)} ; on-chip pull-down resistor disabled | | - | 0.5 | 10 | nA |
| I _{OZ} | OFF-state output current | V _O = 0 V; V _O = V _{DD(3V3)} ; on-chip pull-up/down resistors disabled | | - | 0.5 | 10 | nA |
| V _I | input voltage | pin configured to provide a digital function | [20][21] [22] | 0 | - | 5.0 | V |
| V _O | output voltage | output active | | 0 | - | V _{DD(3V3)} | V |
| V _{IH} | HIGH-level input voltage | | | 0.7V _{DD(3V3)} | - | - | V |
| V _{IL} | LOW-level input voltage | | | - | - | 0.3V _{DD(3V3)} | V |
| V _{hys} | hysteresis voltage | | | 0.4 | - | - | V |
| V _{OH} | HIGH-level output voltage | I _{OH} = −4 mA | | V _{DD(3V3)} − 0.4 | - | - | V |
| V _{OL} | LOW-level output voltage | I _{OL} = 4 mA | | - | - | 0.4 | V |
| I _{OH} | HIGH-level output current | V _{OH} = V _{DD(3V3)} − 0.4 V | | −4 | - | - | mA |
| I _{OL} | LOW-level output current | V _{OL} = 0.4 V | | 4 | - | - | mA |
| I _{OHS} | HIGH-level short-circuit output current | V _{OH} = 0 V | [23] | - | - | −45 | mA |
| I _{OLS} | LOW-level short-circuit output current | V _{OL} = V _{DD(3V3)} | [23] | - | - | 50 | mA |
| I _{pd} | pull-down current | V _I = 5 V | | 10 | 50 | 150 | μA |
| I _{pu} | pull-up current | V _I = 0 V | | −15 | −50 | −85 | μA |
| | | V _{DD(3V3)} < V _I < 5 V | | 0 | 0 | 0 | μA |

11.3 Electrical pin characteristics



12.3 Internal oscillators

Table 12. Dynamic characteristic: internal oscillators

$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$; $2.7\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$ [1]

| Symbol | Parameter | Conditions | Min | Typ[2] | Max | Unit |
|---------------|----------------------------------|------------|------|--------|------|------|
| $f_{osc(RC)}$ | internal RC oscillator frequency | - | 3.96 | 4.02 | 4.04 | MHz |
| $f_{i(RTC)}$ | RTC input frequency | - | - | 32.768 | - | kHz |

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.




Fig 17. Internal RC oscillator frequency versus temperature

12.4 I/O pins

Table 13. Dynamic characteristic: I/O pins[1]

$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$; $V_{DD(3V3)}$ over specified ranges.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------|-----------|--------------------------|-----|-----|-----|------|
| t_r | rise time | pin configured as output | 3.0 | - | 5.0 | ns |
| t_f | fall time | pin configured as output | 2.5 | - | 5.0 | ns |

[1] Applies to standard I/O pins.

Table 20. ADC characteristics (lower resolution)*T_{amb} = -40 °C to +85 °C unless otherwise specified; 12-bit ADC used as 10-bit resolution ADC.^[1]*

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|-----------------------|------------------------------|----------------------------------|--------|-----|------|-----|------|
| E _D | differential linearity error | | [2][3] | - | ±1 | - | LSB |
| E _{L(adj)} | integral non-linearity | | [4] | - | ±1.5 | - | LSB |
| E _O | offset error | | [5] | - | ±2 | - | LSB |
| E _G | gain error | | [6] | - | ±2 | - | LSB |
| f _{clk(ADC)} | ADC clock frequency | 3.0 V ≤ V _{DDA} ≤ 3.6 V | | - | - | 33 | MHz |
| | | 2.7 V ≤ V _{DDA} < 3.0 V | | - | - | 25 | MHz |
| f _{c(ADC)} | ADC conversion frequency | 3 V ≤ V _{DDA} ≤ 3.6 V | [7] | - | - | 500 | kHz |
| | | 2.7 V ≤ V _{DDA} < 3.0 V | [7] | - | - | 400 | kHz |

[1] V_{DDA} and VREFP should be tied to V_{DD(3V3)} if the ADC and DAC are not used.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 28.

[4] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 28.

[5] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 28.

[6] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 28.

[7] The conversion frequency corresponds to the number of samples per second.




Table 23. Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external components parameters): low frequency mode

| Fundamental oscillation frequency F_{Osc} | Crystal load capacitance C_L | Maximum crystal series resistance R_S | External load capacitors C_{X1}/C_{X2} |
|---|--------------------------------|---|--|
| 1 MHz to 5 MHz | 10 pF | < 300 Ω | 18 pF, 18 pF |
| | 20 pF | < 300 Ω | 39 pF, 39 pF |
| | 30 pF | < 300 Ω | 57 pF, 57 pF |
| 5 MHz to 10 MHz | 10 pF | < 300 Ω | 18 pF, 18 pF |
| | 20 pF | < 200 Ω | 39 pF, 39 pF |
| | 30 pF | < 100 Ω | 57 pF, 57 pF |
| 10 MHz to 15 MHz | 10 pF | < 160 Ω | 18 pF, 18 pF |
| | 20 pF | < 60 Ω | 39 pF, 39 pF |
| 15 MHz to 20 MHz | 10 pF | < 80 Ω | 18 pF, 18 pF |


Table 24. Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external components parameters): high frequency mode


| Fundamental oscillation frequency F_{Osc} | Crystal load capacitance C_L | Maximum crystal series resistance R_S | External load capacitors C_{X1}, C_{X2} |
|---|--------------------------------|---|---|
| 15 MHz to 20 MHz | 10 pF | < 180 Ω | 18 pF, 18 pF |
| | 20 pF | < 100 Ω | 39 pF, 39 pF |
| 20 MHz to 25 MHz | 10 pF | < 160 Ω | 18 pF, 18 pF |
| | 20 pF | < 80 Ω | 39 pF, 39 pF |

15.3 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{X1} , C_{X2} , and C_{X3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible in

17. Soldering





PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA


THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED

DATE: 06 MAR 2018

| | | | | |
|--|------------------------|------------------------------|----------------|--|
| MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE | STANDARD: NON JEDEC | DRAWING NUMBER: SOT1450-2 | REVISION: 0 | |
|--|------------------------|------------------------------|----------------|--|

Fig 46. Reflow soldering of the WLCSP100 package (part 2)



RECOMMENDED STENCIL THICKNESS 0.125

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED

DATE: 06 MAR 2018

| | | | | |
|--|------------------------|------------------------------|----------------|--|
| MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE | STANDARD: NON JEDEC | DRAWING NUMBER: SOT1450-2 | REVISION: 0 | |
|--|------------------------|------------------------------|----------------|--|

Fig 47. Reflow soldering of the WLCSP100 package (part 3)

Table 27. Revision history ...continued

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|---------------------------------|---|--------------------|---------------|------------------------------|
| LPC1769_68_67_66_65_64_63 v.9.2 | 20131021 | Product data sheet | - | LPC1769_68_67_66_65_64 v.9.1 |
| Modifications: | <ul style="list-style-type: none"> Table 8 "Static characteristics": <ul style="list-style-type: none"> Added Table note 3 "VDDA and VREFP should be tied to VDD(3V3) if the ADC and DAC are not used." Added Table note 4 "VDDA for DAC specs are from 2.7 V to 3.6 V." V_{DDA}/VREFP spec changed from 2.7 V to 2.5 V. Table 19 "ADC characteristics (full resolution)": <ul style="list-style-type: none"> Added Table note 1 "VDDA and VREFP should be tied to VDD(3V3) if the ADC and DAC are not used." V_{DDA} changed from 2.7 V to 2.5 V. Table 20 "ADC characteristics (lower resolution)": Added Table note 1 "VDDA and VREFP should be tied to VDD(3V3) if the ADC and DAC are not used." | | | |
| LPC1769_68_67_66_65_64_63 v.9.1 | 20130916 | Product data sheet | - | LPC1769_68_67_66_65_64 v.9 |
| Modifications: | <ul style="list-style-type: none"> Added Table 7 "Thermal resistance". Table 6 "Limiting values": <ul style="list-style-type: none"> Updated min/max values for V_{DD(3V3)} and V_{DD(REG)(3V3)}. Updated conditions for V_I. Updated table notes. Table 8 "Static characteristics": Added Table note 15 "TCK/SWDCLK pin needs to be externally pulled LOW." Updated Section 15.1 "Suggested USB interface solutions". Added Section 5 "Marking". Changed title of Figure 31 from "USB interface on a self-powered device" to "USB interface with soft-connect". | | | |
| LPC1769_68_67_66_65_64_63 v.9 | 20120810 | Product data sheet | - | LPC1769_68_67_66_65_64 v.8 |
| Modifications: | <ul style="list-style-type: none"> Remove table note "The peak current is limited to 25 times the corresponding maximum current." from Table 5 "Limiting values". Change V_{DD(3V3)} to V_{DD(REG)(3V3)} in Section 11.3 "Internal oscillators". Glitch filter constant changed to 10 ns in Table note 6 in Table 4. Description of $\overline{\text{RESET}}$ function updated in Table 4. Pull-up value added for GPIO pins in Table 4. Pin configuration diagram for LQFP100 package corrected (Figure 2). | | | |
| LPC1769_68_67_66_65_64_63 v.8 | 20111114 | Product data sheet | - | LPC1769_68_67_66_65_64 v.7 |
| Modifications: | <ul style="list-style-type: none"> Pin description of USB_UP_LED pin updated in Table 4. R_{i1} and R_{i2} labels in Figure 27 updated. Part LPC1765FET100 added. Table note 10 updated in Table 4. Table note 1 updated in Table 12. Pin description of STCLK pin updated in Table 4. Electromagnetic compatibility data added in Section 14.6. Section 16 added. | | | |

23. Contents

| | | | | | |
|----------|---|-----------|-----------|--|-----------|
| 1 | General description | 1 | 8.19 | I ² C-bus serial I/O controllers | 31 |
| 2 | Features and benefits | 1 | 8.19.1 | Features | 31 |
| 3 | Applications | 4 | 8.20 | I ² S-bus serial I/O controllers | 32 |
| 4 | Ordering information | 4 | 8.20.1 | Features | 32 |
| 4.1 | Ordering options | 4 | 8.21 | General purpose 32-bit timers/external event counters | 32 |
| 5 | Marking | 5 | 8.21.1 | Features | 32 |
| 6 | Block diagram | 6 | 8.22 | Pulse width modulator | 33 |
| 7 | Pinning information | 7 | 8.22.1 | Features | 33 |
| 7.1 | Pinning | 7 | 8.23 | Motor control PWM | 34 |
| 7.2 | Pin description | 10 | 8.24 | Quadrature Encoder Interface (QEI) | 34 |
| 8 | Functional description | 21 | 8.24.1 | Features | 34 |
| 8.1 | Architectural overview | 21 | 8.25 | Repetitive Interrupt (RI) timer | 35 |
| 8.2 | ARM Cortex-M3 processor | 21 | 8.25.1 | Features | 35 |
| 8.3 | On-chip flash program memory | 21 | 8.26 | ARM Cortex-M3 system tick timer | 35 |
| 8.4 | On-chip SRAM | 21 | 8.27 | Watchdog timer | 35 |
| 8.5 | Memory Protection Unit (MPU) | 21 | 8.27.1 | Features | 35 |
| 8.6 | Memory map | 22 | 8.28 | RTC and backup registers | 36 |
| 8.7 | Nested Vectored Interrupt Controller (NVIC) | 24 | 8.28.1 | Features | 36 |
| 8.7.1 | Features | 24 | 8.29 | Clocking and power control | 36 |
| 8.7.2 | Interrupt sources | 24 | 8.29.1 | Crystal oscillators | 36 |
| 8.8 | Pin connect block | 24 | 8.29.1.1 | Internal RC oscillator | 37 |
| 8.9 | General purpose DMA controller | 24 | 8.29.1.2 | Main oscillator | 37 |
| 8.9.1 | Features | 25 | 8.29.1.3 | RTC oscillator | 37 |
| 8.10 | Fast general purpose parallel I/O | 25 | 8.29.2 | Main PLL (PLL0) | 38 |
| 8.10.1 | Features | 26 | 8.29.3 | USB PLL (PLL1) | 38 |
| 8.11 | Ethernet | 26 | 8.29.4 | RTC clock output | 38 |
| 8.11.1 | Features | 26 | 8.29.5 | Wake-up timer | 38 |
| 8.12 | USB interface | 27 | 8.29.6 | Power control | 39 |
| 8.12.1 | USB device controller | 27 | 8.29.6.1 | Sleep mode | 39 |
| 8.12.1.1 | Features | 27 | 8.29.6.2 | Deep-sleep mode | 39 |
| 8.12.2 | USB host controller | 28 | 8.29.6.3 | Power-down mode | 40 |
| 8.12.2.1 | Features | 28 | 8.29.6.4 | Deep power-down mode | 40 |
| 8.12.3 | USB OTG controller | 28 | 8.29.6.5 | Wake-up interrupt controller | 40 |
| 8.12.3.1 | Features | 28 | 8.29.7 | Peripheral power control | 40 |
| 8.13 | CAN controller and acceptance filters | 28 | 8.29.8 | Power domains | 41 |
| 8.13.1 | Features | 29 | 8.30 | System control | 42 |
| 8.14 | 12-bit ADC | 29 | 8.30.1 | Reset | 42 |
| 8.14.1 | Features | 29 | 8.30.2 | Brownout detection | 43 |
| 8.15 | 10-bit DAC | 29 | 8.30.3 | Code security (Code Read Protection - CRP) | 43 |
| 8.15.1 | Features | 29 | 8.30.4 | APB interface | 43 |
| 8.16 | UARTs | 30 | 8.30.5 | AHB multilayer matrix | 44 |
| 8.16.1 | Features | 30 | 8.30.6 | External interrupt inputs | 44 |
| 8.17 | SPI serial I/O controller | 30 | 8.30.7 | Memory mapping control | 44 |
| 8.17.1 | Features | 30 | 8.31 | Emulation and debugging | 44 |
| 8.18 | SSP serial I/O controller | 30 | 9 | Limiting values | 45 |
| 8.18.1 | Features | 31 | 10 | Thermal characteristics | 46 |

continued >>