E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f321j9tc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

-

_

8.4	ACTIVE-HALT AND HALT MODES	. 43
	8.4.1 ACTIVE-HALT MODE	. 43
	8.4.2 HALT MODE	. 44
9 I/O P	ORTS	. 46
9.1	INTRODUCTION	. 46
9.2	FUNCTIONAL DESCRIPTION	. 46
	9.2.1 Input Modes	. 46
	9.2.2 Output Modes	. 46
	9.2.3 Alternate Functions	. 46
9.3	I/O PORT IMPLEMENTATION	. 49
9.4	LOW POWER MODES	. 49
9.1	INTERRIPTS	c
5.5		. 43
10.01		. 50
		. 52
10.1		. 52
	10.1.1 Introduction	. 52
	10.1.2 Main Features	. 52
	10.1.3 Functional Description	. 52
	10.1.4 How to Program the Watchdog Timeout	. 53
	10.1.5 Low Power Modes	. 55
	10.1.6 Hardware Watchdog Option	. 55
	10.1.7 Using Halt Mode with the WDG (WDGHALT option)	. 55
	10.1.8 Interrupts	. 55
10.0		. 55
10.2	AND CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) .	. 57
	10.2.1 Programmable CPU Clock Prescaler	. 57
	10.2.2 Clock-out Capability	. 57
	10.2.3 Real Time Clock Timer (RTC)	. 57
	10.2.4 Beeper	. 57
	10.2.5 Low Power Modes	. 58
		. 58
10.0		. 58
10.3	3PWM AUTO-RELOAD TIMER (ART)	. 60
	10.3.1 Introduction	. 60
	10.3.2 Functional Description	. 61
10		. 65
10.4	16-BIT TIMER	. 69
	10.4.1 Introduction	60
		. 09
	10.4.2 Main Features	. 69
	10.4.2 Main Features 10.4.3 Functional Description	. 69 . 69 . 69
	10.4.2 Main Features 10.4.3 Functional Description 10.4.4 Low Power Modes	. 69 . 69 . 69 . 81
	10.4.2 Main Features 10.4.3 Functional Description 10.4.4 Low Power Modes 10.4.5 Interrupts	. 69 . 69 . 69 . 81 . 81
	10.4.2 Main Features 10.4.3 Functional Description 10.4.4 Low Power Modes 10.4.5 Interrupts 10.4.6 Summary of Timer Modes	. 69 . 69 . 69 . 81 . 81 . 81
	10.4.2 Main Features 10.4.3 Functional Description 10.4.4 Low Power Modes 10.4.5 Interrupts 10.4.6 Summary of Timer Modes 10.4.7 Register Description	. 69 . 69 . 69 . 81 . 81 . 81 . 81 . 82
10.5	10.4.2 Main Features 10.4.3 Functional Description 10.4.4 Low Power Modes 10.4.5 Interrupts 10.4.6 Summary of Timer Modes 10.4.7 Register Description SERIAL PERIPHERAL INTERFACE (SPI)	. 69 . 69 . 81 . 81 . 81 . 82 . 88
10.5	10.4.2 Main Features 10.4.3 Functional Description 10.4.4 Low Power Modes 10.4.5 Interrupts 10.4.6 Summary of Timer Modes 10.4.7 Register Description 5 SERIAL PERIPHERAL INTERFACE (SPI) 10.5.1 Introduction	. 69 . 69 . 81 . 81 . 81 . 81 . 82 . 88 . 88

Table of Contents

14.1 FLAS	H OPTION BYTES	175
14.2 DEVI0	CE ORDERING INFORMATION AND TRANSFER OF CUSTOMER CODE	177
14.3 DEVE	LOPMENT TOOLS	181
14.3.1	Starter kits	181
14.3.2	Development and debugging tools	181
14.3.3	Programming tools	181
14.3.4	Socket and Emulator Adapter Information	182
14.4 ST7 A	PPLICATION NOTES	183
15 KNOWN L	IMITATIONS	186
15.1 ALL F	LASH AND ROM DEVICES	186
15.1.1	External RC option	186
15.1.2	Safe Connection of OSC1/OSC2 Pins	186
15.1.3	Reset pin protection with LVD Enabled	186
15.1.4	Unexpected Reset Fetch	186
15.1.5	External interrupt missed	186
15.1.6	Clearing active interrupts outside interrupt routine	187
15.1.7	SCI Wrong Break duration	189
15.1.8	16-bit Timer PWM Mode	189
15.1.9	TIMD set simultaneously with OC interrupt	189
15.1.1		189
15.2 ALL F		189
15.2.1	Internal RC Oscillator with LVD	189
15.3 LIMIT	ATIONS SPECIFIC TO REV Q AND REV S FLASH DEVICES	189
15.3.1	ADC Accuracy	189
15.4 LIMIT	ATIONS SPECIFIC TO ROM DEVICES	190
15.4.1	LVD Operation	190
15.4.2	LVD Startup behaviour	191
15.4.3	AVD not supported	191
15.4.4		191
15.4.5		191
15.4.6	Puil-up not present on PE2	191
15.4.7	$\square eau-out protection with LVD \dots$	101
		102
		152

F	Pin n	0			Le	evel			Ρ	ort			Main		
64	44	32	Pin Name	ype	ıt	ŗ		Inp	out		Out	put	function	Alternate	function
LQFP	LQFP	LQFP		ŕ	lnpu	Outp	float	ndm	int	ana	OD	Ч	reset)		
23	-	-	V _{DD_3}	S									Digital M	ain Supply Volta	age
24	-	-	V _{SS_3}	S									Digital G	round Voltage	
25	15	3	PF0/MCO/AIN8	I/O	Ст		x	е	i1	х	х	x	Port F0	Main clock out (f _{OSC} /2)	ADC Ana- log Input 8
26	16	4	PF1 (HS)/BEEP	I/O	C_T	HS	Х	е	i1		Х	Х	Port F1	Beep signal or	utput
27	17	-	PF2 (HS)	I/O	C_T	HS	Х		ei1		Х	Х	Port F2		
28	-	-	PF3/OCMP2_A/AIN9	I/O	CT		x	х		х	х	х	Port F3	Timer A Out- put Compare 2	ADC Ana- log Input 9
29	18	5	PF4/OCMP1_A/ AIN10	I/O	CT		x	х		х	х	х	Port F4	Timer A Out- put Compare 1	ADC Ana- log Input 10
30	-	-	PF5/ICAP2_A/AIN11	I/O	CT		x	х		х	х	х	Port F5	Timer A Input Capture 2	ADC Ana- log Input 11
31	19	6	PF6 (HS)/ICAP1_A	I/O	C_T	HS	Χ	Х			Х	Х	Port F6	Timer A Input	Capture 1
32	20	7	PF7 (HS)/EXTCLK_A	I/O	CT	HS	х	х			х	х	Port F7	Port F7 Timer A External Clock Source	
33	21	-	V _{DD_0}	S									Digital M	ain Supply Volta	age
34	22	-	V _{SS_0}	S									Digital G	round Voltage	
35	23	8	PC0/OCMP2_B/ AIN12	I/O	CT		x	x		х	х	х	Port C0	Timer B Out- put Compare 2	ADC Ana- log Input 12
36	24	9	PC1/OCMP1_B/ AIN13	I/O	CT		x	x		х	х	х	Port C1	Timer B Out- put Compare 1	ADC Ana- log Input 13
37	25	10	PC2 (HS)/ICAP2_B	I/O	C_T	HS	Х	Х			Х	Х	Port C2	Timer B Input	Capture 2
38	26	11	PC3 (HS)/ICAP1_B	I/O	C_T	HS	Х	Х			Х	Х	Port C3	Timer B Input	Capture 1
39	27	12	PC4/MISO/ICCDATA	I/O	CT		x	х			х	х	Port C4	SPI Master In / Slave Out Data	ICC Data Input
40	28	13	PC5/MOSI/AIN14	I/O	С _Т		x	x		х	х	х	Port C5	SPI Master Out / Slave In Data	ADC Ana- log Input 14
41	29	29	PC6/SCK/ICCCLK	I/O	С _т		x	x			х	x	Port C6	SPI Serial Clock Caution: Ne	ICC Clock Output egative cur-
														rent injectior lowed on this	n not al- s pin
42	30	15	PC7/SS/AIN15	I/O	CT		x	x		х	х	х	Port C7	SPI Slave Se- lect (active low)	ADC Ana- log Input 15
43	-	-	PA0	I/O	C_T		X	е	i0		Х	Х	Port A0		
44	-	-	PA1	I/O	C_T		Х	е	i0		Х	Х	Port A1		

FLASH PROGRAM MEMORY (Cont'd)

4.5 ICP (In-Circuit Programming)

To perform ICP the microcontroller must be switched to ICC (In-Circuit Communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see Figure 6). For more details on the pin locations, refer to the device pinout description.

4.6 IAP (In-Application Programming)

This mode uses a BootLoader program previously stored in Sector 0 by the user (in ICP mode or by plugging the device in a programming tool).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored, etc.). For example, it is possible to download code from the SPI, SCI, USB or CAN interface and program it in the Flash. IAP mode can be used to program any of the Flash sectors except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.

4.7 Related Documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Programming Reference Manual and to the ST7 ICC Protocol Reference Manual.

4.7.1 Register Description

FLASH CONTROL/STATUS REGISTER (FCSR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	0	0

This register is reserved for use by Programming Tool software. It controls the Flash programming and erasing operations.

Figure 7. Flash Control/Status Register Address and Reset Value

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0029h	FCSR Reset Value	0	0	0	0	0	0	0	0



6.4 SYSTEM INTEGRITY MANAGEMENT (SI)

The System Integrity Management block contains the Low Voltage Detector (LVD), Auxiliary Voltage Detector (AVD) functions. It is managed by the SICSR register.

6.4.1 Low Voltage Detector (LVD)

The Low Voltage Detector function (LVD) generates a static reset when the V_{DD} supply voltage is below a V_{IT}- reference value. This means that it secures the power-up as well as the power-down keeping the ST7 in reset.

The V_{IT-} reference value for a voltage drop is lower than the V_{IT+} reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD Reset circuitry generates a reset when $\ensuremath{\mathsf{V}_{\text{DD}}}$ is below:

- $V_{\text{IT+}}$ when V_{DD} is rising
- $-V_{IT_{-}}$ when V_{DD} is falling

The LVD function is illustrated in Figure 15.

The voltage threshold can be configured by option byte to be low, medium or high.

Provided the minimum V_{DD} value (guaranteed for the oscillator frequency) is above $V_{\text{IT-}},$ the MCU can only be in two modes:

Figure 15. Low Voltage Detector vs Reset

- under full software control
- in static safe reset

In these conditions, secure operation is always ensured for the application without the need for external reset hardware.

During a Low Voltage Detector Reset, the RESET pin is held low, thus permitting the MCU to reset other devices.

Notes:

The LVD allows the device to be used without any external RESET circuitry.

If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range. Below 3.8V, device operation is not guaranteed.

The LVD is an optional function which can be selected by option byte.

It is recommended to make sure that the V_{DD} supply voltage rises monotonously when the device is exiting from Reset, to ensure the application functions properly.



INTERRUPTS (Cont'd)

7.5 INTERRUPT REGISTER DESCRIPTION

CPU CC REGISTER INTERRUPT BITS

Read/Write

5/

Reset Value: 111x 1010 (xAh)

7							0
1	1	11	н	10	Ν	Z	С

Bit 5, 3 = 11, 10 Software Interrupt Priority

These two bits indicate the current interrupt software priority.

Interrupt Software Priority	Level	1	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	★	0	0
Level 3 (= interrupt disable*)	High	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx).

They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and PUSH/POP instructions (see "Interrupt Dedicated Instruction Set" table).

*Note: TLI, TRAP and RESET events can interrupt a level 3 program.

INTERRUPT SOFTWARE PRIORITY REGIS-TERS (ISPRX)

Read/Write (bit 7:4 of **ISPR3** are read only) Reset Value: 1111 1111 (FFh)

	1							0
ISPR0	l1_3	10_3	l1_2	10_2	11_1	10_1	l1_0	10_0
ISPR1	11_7	10_7	l1_6	10_6	l1_5	10_5	11_4	10_4
ISPR2	11_11	10_11	11_10	10_10	l1_9	10_9	l1_8	10_8
ISPR3	1	1	1	1	11_13	10_13	11_12	10_12

These four registers contain the interrupt software priority of each interrupt vector.

 Each interrupt vector (except RESET and TRAP) has corresponding bits in these registers where its own software priority is stored. This correspondance is shown in the following table.

Vector address	ISPRx bits
FFFBh-FFFAh	I1_0 and I0_0 bits*
FFF9h-FFF8h	I1_1 and I0_1 bits
FFE1h-FFE0h	I1_13 and I0_13 bits

Each I1_x and I0_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.

 Level 0 can not be written (I1_x=1, I0_x=0). In this case, the previously stored value is kept. (example: previous=CFh, write=64h, result=44h)

The TLI, RESET, and TRAP vectors have no software priorities. When one is serviced, the I1 and I0 bits of the CC register are both set.

*Note: Bits in the ISPRx registers which correspond to the TLI can be read and written but they are not significant in the interrupt process management.

Caution: If the $I1_x$ and $I0_x$ bits are modified while the interrupt x is executed the following behaviour has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and the new software priority is higher than the previous one, the interrupt x is re-entered. Otherwise, the software priority stays unchanged up to the next interrupt request (after the IRET of the interrupt x).

INTERRUPTS (Cont'd)

Figure 22. External Interrupt Control bits



Δ7/

10.2 MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)

The Main Clock Controller consists of three different functions:

- a programmable CPU clock prescaler
- a clock-out signal to supply external devices
- a real time clock timer with interrupt capability

Each function can be used independently and simultaneously.

10.2.1 Programmable CPU Clock Prescaler

The programmable CPU clock prescaler supplies the clock for the ST7 CPU and its internal peripherals. It manages SLOW power saving mode (See Section 8.2 SLOW MODE for more details).

The prescaler selects the f_{CPU} main clock frequency and is controlled by three bits in the MCCSR register: CP[1:0] and SMS.

10.2.2 Clock-out Capability

57/

The clock-out capability is an alternate function of an I/O port pin that outputs a f_{CPU} clock to drive

external devices. It is controlled by the MCO bit in the MCCSR register.

CAUTION: When selected, the clock out pin suspends the clock during ACTIVE-HALT mode.

10.2.3 Real Time Clock Timer (RTC)

The counter of the real time clock timer allows an interrupt to be generated based on an accurate real time clock. Four different time bases depending directly on f_{OSC2} are available. The whole functionality is controlled by four bits of the MCC-SR register: TB[1:0], OIE and OIF.

When the RTC interrupt is enabled (OIE bit set), the ST7 enters ACTIVE-HALT mode when the HALT instruction is executed. See Section 8.4 AC-TIVE-HALT AND HALT MODES for more details.

10.2.4 Beeper

The beep function is controlled by the MCCBCR register. It can output three selectable frequencies on the BEEP pin (I/O port alternate function).

Figure 35. Main Clock Controller (MCC/RTC) Block Diagram



ON-CHIP PERIPHERALS (Cont'd)

10.3.2 Functional Description

Counter

The free running 8-bit counter is fed by the output of the prescaler, and is incremented on every rising edge of the clock signal.

It is possible to read or write the contents of the counter on the fly by reading or writing the Counter Access register (ARTCAR).

When a counter overflow occurs, the counter is automatically reloaded with the contents of the ARTARR register (the prescaler is not affected).

Counter clock and prescaler

The counter clock frequency is given by:

$$f_{COUNTEB} = f_{INPLIT} / 2^{CC[2:0]}$$

The timer counter's input clock (f_{INPUT}) feeds the 7-bit programmable prescaler, which selects one of the 8 available taps of the prescaler, as defined by CC[2:0] bits in the Control/Status Register (ARTCSR). Thus the division factor of the prescaler can be set to 2^n (where n = 0, 1,...7).

This f_{INPUT} frequency source is selected through the EXCL bit of the ARTCSR register and can be either the f_{CPL} or an external input frequency f_{FXT} .

The clock input to the counter is enabled by the TCE (Timer Counter Enable) bit in the ARTCSR register. When TCE is reset, the counter is stopped and the prescaler and counter contents are frozen. When TCE is set, the counter runs at the rate of the selected clock source.

Counter and Prescaler Initialization

After RESET, the counter and the prescaler are cleared and $f_{INPUT} = f_{CPU}$.

The counter can be initialized by:

- Writing to the ARTARR register and then setting the FCRL (Force Counter Re-Load) and the TCE (Timer Counter Enable) bits in the ARTCSR register.
- Writing to the ARTCAR counter access register,

In both cases the 7-bit prescaler is also cleared, whereupon counting will start from a known value.

Direct access to the prescaler is not possible.

Output compare control

The timer compare function is based on four different comparisons with the counter (one for each PWMx output). Each comparison is made between the counter value and an output compare register (OCRx) value. This OCRx register can not be accessed directly, it is loaded from the duty cycle register (PWMDCRx) at each overflow of the counter.

This double buffering method avoids glitch generation when changing the duty cycle on the fly.



Figure 37. Output compare control

57/

ON-CHIP PERIPHERALS (Cont'd)

57

Output compare and Time base interrupt

On overflow, the OVF flag of the ARTCSR register is set and an overflow interrupt request is generated if the overflow interrupt enable bit, OIE, in the ARTCSR register, is set. The OVF flag must be reset by the user software. This interrupt can be used as a time base in the application.

External clock and event detector mode

Using the f_{EXT} external prescaler input clock, the auto-reload timer can be used as an external clock event detector. In this mode, the ARTARR register is used to select the n_{EVENT} number of events to be counted before setting the OVF flag.

n_{EVENT} = 256 - ARTARR

Caution: The external clock function is not available in HALT mode. If HALT mode is used in the application, prior to executing the HALT instruction, the counter must be disabled by clearing the TCE bit in the ARTCSR register to avoid spurious counter increments.



Figure 40. External Event Detector Example (3 counts)

ON-CHIP PERIPHERALS (Cont'd)

PWM CONTROL REGISTER (PWMCR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
OE3	OE2	OE1	OE0	OP3	OP2	OP1	OP0

Bit 7:4 = OE[3:0] PWM Output Enable

These bits are set and cleared by software. They enable or disable the PWM output channels independently acting on the corresponding I/O pin. 0: PWM output disabled.

1: PWM output enabled.

Bit 3:0 = OP[3:0] PWM Output Polarity

These bits are set and cleared by software. They independently select the polarity of the four PWM output signals.

PWMx ou	OPv	
Counter <= OCRx		
1	0	0
0	1	1

Note: When an OPx bit is modified, the PWMx output signal polarity is immediately reversed.

DUTY CYCLE REGISTERS (PWMDCRx)

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:0 = DC[7:0] Duty Cycle Data

These bits are set and cleared by software.

A PWMDCRx register is associated with the OCRx register of each PWM channel to determine the second edge location of the PWM signal (the first edge location is common to all channels and given by the ARTARR register). These PWMDCR registers allow the duty cycle to be set independently for each PWM channel.



16-BIT TIMER (Cont'd) CONTROL REGISTER 2 (CR2)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXEDG

Bit 7 = OC1E Output Compare 1 Pin Enable.

This bit is used only to output the signal from the timer on the OCMP1 pin (OLV1 in Output Compare mode, both OLV1 and OLV2 in PWM and one-pulse mode). Whatever the value of the OC1E bit, the Output Compare 1 function of the timer remains active.

- 0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP1 pin alternate function enabled.

Bit 6 = OC2E Output Compare 2 Pin Enable.

This bit is used only to output the signal from the timer on the OCMP2 pin (OLV2 in Output Compare mode). Whatever the value of the OC2E bit, the Output Compare 2 function of the timer remains active.

- 0: OCMP2 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP2 pin alternate function enabled.

Bit 5 = **OPM** One Pulse Mode.

0: One Pulse mode is not active.

1: One Pulse mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.

Bit 4 = **PWM** Pulse Width Modulation.

- 0: PWM mode is not active.
- 1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.

Bit 3, 2 = **CC[1:0]** *Clock Control.*

The timer clock mode depends on these bits:

Table 17. Clock Control Bits

Timer Clock	CC1	CC0
f _{CPU} / 4	0	0
f _{CPU} / 2	0	1
f _{CPU} / 8	1	0
External Clock (where available)	I	1

Note: If the external clock pin is not available, programming the external clock configuration stops the counter.

Bit 1 = IEDG2 Input Edge 2.

This bit determines which type of level transition on the ICAP2 pin will trigger the capture.

0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

Bit 0 = **EXEDG** External Clock Edge.

This bit determines which type of level transition on the external clock pin EXTCLK will trigger the counter register.

0: A falling edge triggers the counter register.

1: A rising edge triggers the counter register.

SERIAL PERIPHERAL INTERFACE (Cont'd)

10.5.3.3 Master Mode Operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and phase are configured by software (refer to the description of the SPICSR register).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

To operate the SPI in master mode, perform the following steps in order (if the SPICSR register is not written first, the SPICR register setting (MSTR bit) may be not taken into account):

1. Write to the SPICR register:

- Select the clock frequency by configuring the SPR[2:0] bits.
- Select the clock polarity and clock phase by configuring the CPOL and CPHA bits. Figure 57 shows the four possible configurations.
 Note: The slave must have the same CPOL and CPHA settings as the master.
- 2. Write to the SPICSR register:
 - Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin high for the complete byte transmit sequence.
- 3. Write to the SPICR register:
 - Set the MSTR and SPE bits
 <u>Note</u>: MSTR and SPE bits remain set only if SS is high).

The transmit sequence begins when software writes a byte in the SPIDR register.

10.5.3.4 Master Mode Transmit Sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if the SPIE bit is set and the interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- 2. A read to the SPIDR register.

5/

Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

10.5.3.5 Slave Mode Operation

In slave mode, the serial clock is received on the SCK pin from the master device.

To operate the SPI in slave mode:

- 1. Write to the SPICSR register to perform the following actions:
 - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits (see Figure 57).
 Note: The slave must have the same CPOL and CPHA settings as the master.
 - Manage the SS pin as described in Section 10.5.3.2 and Figure 55. If CPHA=1 SS must be held low continuously. If CPHA=0 SS must be held low during byte transmission and pulled up between each byte to let the slave write in the shift register.
- 2. Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable the SPI I/O functions.

10.5.3.6 Slave Mode Transmit Sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

1. An access to the SPICSR register while the SPIF bit is set.

2. A write or a read to the SPIDR register.

Notes: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an Overrun condition (see Section 10.5.5.2).

SERIAL PERIPHERAL INTERFACE (Cont'd)

10.5.5 Error Flags

10.5.5.1 Master Mode Fault (MODF)

Master mode fault occurs when the master device has its SS pin pulled low.

When a Master mode fault occurs:

- The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set.
- The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the device into slave mode.

Clearing the MODF bit is done through a software sequence:

1. A read access to the SPICSR register while the MODF bit is set.

2. A write to the SPICR register.

Notes: To avoid any conflicts in an application with multiple slaves, the SS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR bits while the MODF bit is set except in the MODF bit clearing sequence.

10.5.5.2 Overrun Condition (OVR)

5/

An overrun condition occurs, when the master device has sent a data byte and the slave device has

not cleared the SPIF bit issued from the previously transmitted byte.

When an Overrun occurs:

 The OVR bit is set and an interrupt request is generated if the SPIE bit is set.

In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the SPIDR register returns this byte. All other bytes are lost.

The OVR bit is cleared by reading the SPICSR register.

10.5.5.3 Write Collision Error (WCOL)

A write collision occurs when the software tries to write to the SPIDR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted; and the software write will be unsuccessful.

Write collisions can occur both in master and slave mode. See also Section 10.5.3.2 Slave Select Management.

Note: a "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation.

The WCOL bit in the SPICSR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

Clearing the WCOL bit is done through a software sequence (see Figure 58).

Figure 58. Clearing the WCOL bit (Write Collision Flag) Software Sequence



SERIAL PERIPHERAL INTERFACE (Cont'd)

Table 20. SPI Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0021h	SPIDR	MSB							LSB
002111	Reset Value	х	х	х	х	х	х	х	х
0000h	SPICR	SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0
002211	Reset Value	0	0	0	0	х	х	х	х
00226	SPICSR	SPIF	WCOL	OVR	MODF		SOD	SSM	SSI
002311	Reset Value	0	0	0	0	0	0	0	0



SERIAL COMMUNICATION INTERFACE (Cont'd)

Table 23. SCI Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0050h	SCISR	TDRE	TC	RDRF	IDLE	OVR	NF	FE	PE
005011	Reset Value	1	1	0	0	0	0	0	0
0051b	SCIDR	MSB							LSB
005111	Reset Value	х	х	х	х	х	х	х	х
0052h	SCIBRR	SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
005211	Reset Value	0	0	0	0	0	0	0	0
0052h	SCICR1	R8	T8	SCID	М	WAKE	PCE	PS	PIE
00531	Reset Value	х	0	0	0	0	0	0	0
0054h	SCICR2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
005411	Reset Value	0	0	0	0	0	0	0	0
0055h	SCIERPR	MSB							LSB
00550	Reset Value	0	0	0	0	0	0	0	0
0057h	SCIPETPR	MSB							LSB
005711	Reset Value	0	0	0	0	0	0	0	0



I²C BUS INTERFACE (Cont'd)

Acknowledge may be enabled and disabled by software.

The I²C interface address and/or general call address can be selected by software.

The speed of the I^2C interface may be selected between Standard (up to 100KHz) and Fast I^2C (up to 400KHz).

SDA/SCL Line Control

Transmitter mode: the interface holds the clock line low before transmission to wait for the microcontroller to write the byte in the Data Register.

Receiver mode: the interface holds the clock line low after reception to wait for the microcontroller to read the byte in the Data Register. The SCL frequency (F_{scl}) is controlled by a programmable clock divider which depends on the I²C bus mode.

When the I^2C cell is enabled, the SDA and SCL ports must be configured as floating inputs. In this case, the value of the external pull-up resistor used depends on the application.

When the I²C cell is disabled, the SDA and SCL ports revert to being standard I/O port pins.



Figure 65. I²C Interface Block Diagram

INSTRUCTION SET OVERVIEW (Cont'd)

11.2 INSTRUCTION GROUPS

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may

be subdivided into 13 main groups as illustrated in the following table:

Load and Transfer	LD	CLR						
Stack operation	PUSH	POP	RSP					
Increment/Decrement	INC	DEC						
Compare and Tests	СР	TNZ	BCP					
Logical operations	AND	OR	XOR	CPL	NEG			
Bit Operation	BSET	BRES						
Conditional Bit Test and Branch	BTJT	BTJF						
Arithmetic operations	ADC	ADD	SUB	SBC	MUL			
Shift and Rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
Unconditional Jump or Call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
Conditional Branch	JRxx							
Interruption management	TRAP	WFI	HALT	IRET				
Condition Code Flag modification	SIM	RIM	SCF	RCF				

Using a prebyte

The instructions are described with one to four opcodes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

- PC-2 End of previous instruction
- PC-1 Prebyte
- PC Opcode

57

PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.

PIX 92 Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.

12.11 COMMUNICATION INTERFACE CHARACTERISTICS

12.11.1 SPI - Serial Peripheral Interface

Subject to general operating conditions for $V_{DD}, f_{CPU},$ and T_A unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{scк}		Master f _{CPU} =8MHz	f _{CPU} /128 0.0625	f _{CPU} /4 2		
1/t _{c(SCK)}		Slave f _{CPU} =8MHz	0	f _{CPU} /2 4	WI⊓∠	
t _{r(SCK)} t _{f(SCK)}	SPI clock rise and fall time		see I/O port pin descript			
t _{su(SS)}	SS setup time ⁴⁾	Slave	t _{CPU} + 50			
t _{h(SS)}	SS hold time	Slave	120			
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master Slave	100 90			
t _{su(MI)} t _{su(SI)}	Data input setup time	Master Slave	100 100			
t _{h(MI)} t _{h(SI)}	Data input hold time	Master Slave	100 100		ns	
t _{a(SO)}	Data output access time	Slave	0	120		
t _{dis(SO)}	Data output disable time	Slave		240		
t _{v(SO)}	Data output valid time	Slave (after enable adap)		120		
t _{h(SO)}	Data output hold time	Slave (aller ellable euge)	0			
t _{v(MO)}	Data output valid time	Master (ofter enable edge)		120	+	
t _{h(MO)}	Data output hold time	waster (alter enable edge)	0		^I CPU	

Figure 92. SPI Slave Timing Diagram with CPHA=0³⁾



Notes:

1. Data based on design simulation and/or characterisation results, not tested in production.

2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.

- 3. Measurement points are done at CMOS levels: $0.3 x V_{\text{DD}}$ and $0.7 x V_{\text{DD}}.$
- 4. Depends on f_{CPU} . For example, if f_{CPU} = 8 MHz, then t_{CPU} = 1 / f_{CPU} = 125 ns and $t_{su(\overline{SS})}$ = 175 ns.

DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)

14.3 DEVELOPMENT TOOLS

Development tools for the ST7 microcontrollers include a complete range of hardware systems and software tools from STMicroelectronics and thirdparty tool suppliers. The range of tools includes solutions to help you evaluate microcontroller peripherals, develop and debug your application, and program your microcontrollers.

14.3.1 Starter kits

57/

ST offers complete, affordable **starter kits**. Starter kits are complete, affordable hardware/software tool packages that include features and samples to help you quickly start developing your application.

14.3.2 Development and debugging tools

Application development for ST7 is supported by fully optimizing **C Compilers** and the **ST7 Assembler-Linker** toolchain, which are all seamlessly integrated in the ST7 integrated development environments in order to facilitate the debugging and fine-tuning of your application. The Cosmic C Compiler is available in a free version that outputs up to 16KBytes of code.

The range of hardware tools includes full-featured **ST7-EMU3 series emulators** and the low-cost **RLink** in-circuit debugger/programmer. These tools are supported by the **ST7 Toolset** from ST-Microelectronics, which includes the STVD7 integrated development environment (IDE) with high-level language debugger, editor, project manager and integrated programming interface.

14.3.3 Programming tools

During the development cycle, the **ST7-EMU3 se**ries emulators and the **RLink** provide in-circuit programming capability for programming the Flash microcontroller on your application board.

ST also provides a low-cost dedicated in-circuit programmer, the **ST7-STICK**, as well as **ST7 Socket Boards** which provide all the sockets required for programming any of the devices in a specific ST7 sub-family on a platform that can be used with any tool with in-circuit programming capability for ST7.

For production programming of ST7 devices, ST's third-party tool partners also provide a complete range of gang and automated programming solutions, which are ready to integrate into your production environment.

Evaluation boards

Three different Evaluation boards are available:

- ST7232x-EVAL ST72F321/324/521 evaluation board, with ICC connector for programming capability. Provides direct connection to ST7-DVP3 emulator. Supplied with daughter boards (core module) for ST72F321, ST72324 & ST72F521.
- ST7MDT20-EVC/xx¹ with CAB LQFP64 14x14 socket
- ST7MDT20-EVY/xx¹ with Yamaichi LQFP64 10x10 socket

		Programming				
Supported	ST7 DVP	3 Series	ST7 EM			
Products	Emulator	Connection kit	Emulator Active Probe 8 T.E.B.		ICC Socket Board	
ST72321AR, ST72F321AR		ST7MDT20-T6A/ DVP	ST7MDT20M-		OT70D00M/ml	
ST72321R, ST72F321R	ST7MDT20-DVP3	ST7MDT20-T64/ DVP	EMU3	ST/WDT20W-TED	3173D20Wi/XX	
ST72321J, ST72F321J	72321J, 72F321J		ST7MDT20J- EMU3	ST7MDT20J-TEB	ST7SB20J/xx ¹	

Table 29. STMicroelectronics Development Tools

Note 1: Add suffix /EU, /UK, /US for the power supply of your region.