



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	· · · · · · · · · · · · · · · · · · ·
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f321r9t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

10.5.3	General Description	88
10.5.4		92
10.5.5	Error Flags	93
10.5.0		95 95
10.5.8	Register Description	
10.6 SERIAL		
10.6.1	Introduction	. 99
10.6.2	Main Features	
10.6.3	General Description	99
10.6.4	Functional Description	. 101
10.6.5	Low Power Modes	. 108
10.6.6	Interrupts	. 108
10.6.7		. 109
10.7 I2C BUS	5 INTERFACE (I2C)	. 115
10.7.1		. 115
10.7.2	Main Features	. 115
10.7.3		. 115
10.7.4		. 11/
10.7.5		121
10.7.7	Register Description	. 122
10.8 10-BIT /	A/D CONVERTER (ADC)	. 128
10.8.1		. 128
10.8.2	Main Features	. 128
10.8.3	Functional Description	. 129
10.8.4	Low Power Modes	. 129
10.8.5	Interrupts	. 129
10.8.6	Register Description	. 130
11 INSTRUCTIO	DN SET	. 132
11.1 CPU AD	DDRESSING MODES	. 132
11.1.1	Inherent	. 133
11.1.2		. 133
11.1.3		. 133
11.1.4	Indexed (No Olisel, Short, Long)	100
11.1.5	Indirect (Short, Long)	134
11.1.7	Relative mode (Direct. Indirect)	. 134
11.2 INSTRU	ICTION GROUPS	. 135
12 ELECTRICA		138
12.1 PARAM	ETER CONDITIONS	. 138
12.1.1	Minimum and Maximum values	. 138
12.1.2	Typical values	. 138
12.1.3	Typical curves	. 138
12.1.4	Loading capacitor	. 138
12.1.5	Pin input voltage	. 138
12.2 ABSOLI	UTE MAXIMUM BATINGS	. 139

Table of Contents

12.2.1 Voltage Characteristics	139
12.2.2 Current Characteristics	139
	140
12.3.1 General Operating Conditions	140
12.3.2 Operating Conditions with Low Voltage Detector (LVD)	140
12.3.3 Auxiliary Voltage Detector (AVD) Thresholds	141
12.3.4 External Voltage Detector (EVD) Thresholds	141
12.4 SUPPLY CURRENT CHARACTERISTICS	142
12.4.1 CURRENT CONSUMPTION	142
12.4.2 Supply and Clock Managers	144
12.4.3 On-Chip Peripherals	145
12.5 CLOCK AND TIMING CHARACTERISTICS	146
12.5.1 General Timings	146
12.5.2 External Clock Source	146
12.5.3 Crystal and Ceramic Resonator Oscillators	14/
12.5.4 RU Oscillators	150
12.6 MEMORY CHARACTERISTICS	152
12.6.1 BAM and Hardware Begisters	152
12.6.2 FLASH Memory	152
12.7 EMC CHARACTERISTICS	153
12.7.1 Functional EMS (Electro Magnetic Susceptibility)	153
12.7.2 Electro Magnetic Interference (EMI)	154
12.7.3 Absolute Maximum Ratings (Electrical Sensitivity)	155
12.8 I/O PORT PIN CHARACTERISTICS	156
12.8.1 General Characteristics	156
12.8.2 Output Driving Current	157
12.9 CONTROL PIN CHARACTERISTICS	159
12.9.1 Asynchronous RESET Pin	159
	161
	162
12.10.1 8-Bit PWM-ART Auto-Reload Timer	162
	162
	162
12.11.2.12 Inter IC Control Interface	165
12.1210-BIT ADC CHARACTERISTICS	167
12.12.1 Analog Power Supply and Reference Pins	169
12.12.2 General PCB Design Guidelines	169
12.12.3 ADC Accuracy	170
13 PACKAGE CHARACTERISTICS	171
13.1 PACKAGE MECHANICAL DATA	171
13.2 THERMAL CHARACTERISTICS	173
13.3 SOLDERING AND GLUEABILITY INFORMATION	174
14 ST72321 DEVICE CONFIGURATION AND ORDERING INFORMATION	175



2 PIN DESCRIPTION

Figure 2. 64-Pin LQFP 14x14 and 10x10 Package Pinout



CENTRAL PROCESSING UNIT (Cont'd)

Stack Pointer (SP)

Read/Write

57

Reset Value: 01 FFh

15							8
0	0	0	0	0	0	0	1
7							0
SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0

The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 2).

Since the stack is 256 bytes deep, the 8 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address.

Figure 9. Stack Manipulation Example

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

Note: When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 2.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.



SYSTEM INTEGRITY MANAGEMENT (Cont'd)

6.4.2 Auxiliary Voltage Detector (AVD)

The Voltage Detector function (AVD) is based on an analog comparison between a V_{IT-(AVD)} and V_{IT+(AVD)} reference value and the V_{DD} main supply or the external EVD pin voltage level (V_{EVD}). The V_{IT} reference value for falling voltage is lower than the V_{IT+} reference value for rising voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator is directly readable by the application software through a real time status bit (AVDF) in the SICSR register. This bit is read only.

Caution: The AVD function is active only if the LVD is enabled through the option byte.

6.4.2.1 Monitoring the V_{DD} Main Supply

57/

This mode is selected by clearing the AVDS bit in the SICSR register.

The AVD voltage threshold value is relative to the selected LVD threshold configured by option byte (see section 14.1 on page 175).

If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the $V_{IT+(AVD)}$ or $V_{IT-(AVD)}$ threshold (AVDF bit toggles).

In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing software to shut down safely before the LVD resets the microcontroller. See Figure 16.

The interrupt on the rising edge is used to inform the application that the V_{DD} warning state is over.

If the voltage rise time $t_{\rm rv}$ is less than 256 or 4096 CPU cycles (depending on the reset delay selected by option byte), no AVD interrupt will be generated when $V_{\rm IT+(AVD)}$ is reached.

If t_{rv} is greater than 256 or 4096 cycles then:

- If the AVD interrupt is enabled before the $V_{IT+(AVD)}$ threshold is reached, then 2 AVD interrupts will be received: the first when the AVDIE bit is set, and the second when the threshold is reached.
- If the AVD interrupt is enabled after the $V_{\text{IT}+(\text{AVD})}$ threshold is reached then only one AVD interrupt will occur.



Figure 16. Using the AVD to Monitor V_{DD} (AVDS bit=0)

I/O PORTS (Cont'd)



Figure 30. I/O Port General Block Diagram

Table 10. I/O Port Mode Options

Configuration Mode		Pull-Up	P-Buffor	Diodes		
		Full-Op	r-builei	to V _{DD}	to V _{SS}	
Input	Floating with/without Interrupt	Off	Off			
mput	Pull-up with/without Interrupt	On		05		
Push-pull		0#	On		On	
Output	Open Drain (logic level)		Off	1		
	True Open Drain	NI	NI	NI (see note)		

Legend: NI - not implemented

Off - implemented not activated

On - implemented and activated

Note: The diode to V_{DD} is not implemented in the true open drain pads. A local protection between the pad and V_{SS} is implemented to protect the device against positive stress.

I/O PORTS (Cont'd)

Table 13	. I/O Port	Register	Map and	Reset	Values
----------	------------	----------	---------	-------	--------

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0	
Rese of all I/O p	t Value ort registers	0	0	0	0	0	0	0	0	
0000h	PADR									
0001h	PADDR	MSB							LSB	
0002h	PAOR									
0003h	PBDR									
0004h	PBDDR	MSB							LSB	
0005h	PBOR									
0006h	PCDR	MSB								
0007h	PCDDR		MSB							LSB
0008h	PCOR									
0009h	PDDR									
000Ah	PDDDR	MSB							LSB	
000Bh	PDOR									
000Ch	PEDR									
000Dh	PEDDR	MSB							LSB	
000Eh	PEOR									
000Fh	PFDR									
0010h	PFDDR	MSB							LSB	
0011h	PFOR									

Related Documentation

5/

AN 970: SPI Communication between ST7 and EEPROM

AN1045: S/W implementation of I2C bus master AN1048: Software LCD driver

SERIAL PERIPHERAL INTERFACE (Cont'd) 10.5.8 Register Description CONTROL REGISTER (SPICR)

Read/Write

Reset Value: 0000 xxxx (0xh)

7							0
SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0

Bit 7 = **SPIE** Serial Peripheral Interrupt Enable. This bit is set and cleared by software.

- 0: Interrupt is inhibited
- 1: An SPI interrupt is generated whenever SPIF=1, MODF=1 or OVR=1 in the SPICSR register

Bit 6 = **SPE** Serial Peripheral Output Enable.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode, $\overline{SS}=0$ (see Section 10.5.5.1 Master Mode Fault (MODF)). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.

0: I/O pins free for general purpose I/O 1: SPI I/O pin alternate functions enabled

Bit 5 = SPR2 Divider Enable.

This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to Table 19 SPI Master mode SCK Frequency.

0: Divider by 2 enabled

1: Divider by 2 disabled

Note: This bit has no effect in slave mode.

Bit 4 = MSTR Master Mode.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS=0 (see Section 10.5.5.1 Master Mode Fault (MODF)).

- 0: Slave mode
- 1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.

Bit 3 = CPOL Clock Polarity.

This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes.

0: SCK pin has a low level idle state 1: SCK pin has a high level idle state

Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.

Bit 2 = CPHA Clock Phase.

This bit is set and cleared by software.

- 0: The first clock transition is the first data capture edge.
- 1: The second clock transition is the first capture edge.

Note: The slave must have the same CPOL and CPHA settings as the master.

Bits 1:0 = SPR[1:0] Serial Clock Frequency.

These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode.

Note: These 2 bits have no effect in slave mode.

Table 19. SPI Master mode SCK Frequency

Serial Clock	SPR2	SPR1	SPR0
f _{CPU} /4	1	0	0
f _{CPU} /8	0	0	0
f _{CPU} /16	0	0	1
f _{CPU} /32	1	1	0
f _{CPU} /64	0	1	0
f _{CPU} /128	0	1	1

SERIAL PERIPHERAL INTERFACE (Cont'd)

CONTROL/STATUS REGISTER (SPICSR)

Read/Write (some bits Read Only) Reset Value: 0000 0000 (00h)

7							0
SPIF	WCOL	OVR	MODF	-	SOD	SSM	SSI

Bit 7 = **SPIF** Serial Peripheral Data Transfer Flag (Read only).

This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE=1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register).

- 0: Data transfer is in progress or the flag has been cleared.
- 1: Data transfer between the device and an external device has been completed.

Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Bit 6 = WCOL Write Collision status (Read only).

This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see Figure 58).

0: No write collision occurred

1: A write collision has been detected

Bit 5 = OVR SPI Overrun error (Read only).

This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (See Section 10.5.5.2). An interrupt is generated if SPIE = 1 in SPICR register. The OVR bit is cleared by software reading the SPICSR register. 0: No overrun error

1: Overrun error detected

Bit 4 = **MODF** Mode Fault flag (Read only).

This bit is set by hardware when the SS pin is pulled low in master mode (see Section 10.5.5.1 Master Mode Fault (MODF)). An SPI interrupt can be generated if SPIE=1 in the SPICSR register. This bit is cleared by a software sequence (An access to the SPICR register while MODF=1 followed by a write to the SPICR register).

0: No master mode fault detected

1: A fault in master mode has been detected

Bit 3 = Reserved, must be kept cleared.

Bit 2 = **SOD** SPI Output Disable.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode / MISO in slave mode) 0: SPI output enabled (if SPE=1) 1: SPI output disabled

Bit 1 = **SSM** SS Management.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI SS pin and uses the SSI bit value instead. See Section 10.5.3.2 Slave Select Management.

- 0: Hardware management (SS managed by external pin)
- 1: Software management (internal SS signal controlled by SSI bit. External SS pin free for general-purpose I/O)

Bit 0 = SSI <u>SS</u> Internal Mode.

This bit is set and cleared by software. It acts as a 'chip select' by controlling the level of the \overline{SS} slave select signal when the SSM bit is set.

0 : Slave selected

1 : Slave deselected

DATA I/O REGISTER (SPIDR)

Read/Write

Reset Value: Undefined

7							0
D7	D6	D5	D4	D3	D2	D1	D0

The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register will initiate transmission/reception of another byte.

Notes: During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Warning: A write to the SPIDR register places data directly into the shift register for transmission.

A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see Figure 53).

57

SERIAL COMMUNICATIONS INTERFACE (Cont'd)

Framing Error

A framing error is detected when:

- The stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.
- A break is received.

When the framing error is detected:

- the FE bit is set by hardware
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

10.6.4.4 Conventional Baud Rate Generation

The baud rate for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows:

$$Tx = \frac{f_{CPU}}{(16*PR)*TR} \qquad Rx = \frac{f_{CPU}}{(16*PR)*RR}$$

with:

PR = 1, 3, 4 or 13 (see SCP[1:0] bits) TR = 1, 2, 4, 8, 16, 32, 64,128 (see SCT[2:0] bits) RR = 1, 2, 4, 8, 16, 32, 64,128 (see SCR[2:0] bits)

All these bits are in the SCIBRR register.

Example: If f_{CPU} is 8 MHz (normal mode) and if PR = 13 and TR = RR = 1, the transmit and receive baud rates are 38400 baud.

Note: The baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

10.6.4.5 Extended Baud Rate Generation

The extended prescaler option gives a very fine tuning on the baud rate, using a 255 value prescaler, whereas the conventional Baud Rate Generator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in the Figure 3.

The output clock rate sent to the transmitter or to the receiver is the output from the 16 divider divided by a factor ranging from 1 to 255 set in the SCI-ERPR or the SCIETPR register. **Note:** the extended prescaler is activated by setting the SCIETPR or SCIERPR register to a value other than zero. The baud rates are calculated as follows:

$$Tx = \frac{f_{CPU}}{16 \cdot ETPR^{*}(PR^{*}TR)} Rx = \frac{f_{CPU}}{16 \cdot ERPR^{*}(PR^{*}RR)}$$

with:

ETPR = 1,..,255 (see SCIETPR register)

ERPR = 1,.. 255 (see SCIERPR register)

10.6.4.6 Receiver Muting and Wake-up Feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non addressed receivers.

The non addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

All the reception status bits can not be set.

All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

- by Idle Line detection if the WAKE bit is reset,

- by Address Mark detection if the WAKE bit is set.

Receiver wakes-up by Idle Line detection when the Receive line has recognized an Idle Frame. Then the RWU bit is reset by hardware but the IDLE bit is not set.

Receiver wakes-up by Address Mark detection when it received a "1" as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

CAUTION: In Mute mode, do not write to the SCICR2 register. If the SCI is in Mute mode during the read operation (RWU = 1) and a address mark wake up event occurs (RWU is reset) before the write operation, the RWU bit is set again by this write operation. Consequently the address byte is lost and the SCI is not woken up from Mute mode.

57

10.8 10-BIT A/D CONVERTER (ADC)

10.8.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 16 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 16 different sources.

The result of the conversion is stored in a 10-bit Data Register. The A/D converter is controlled through a Control/Status Register.

10.8.2 Main Features

- 10-bit conversion
- Up to 16 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results

47

- Conversion complete status flag
- On/off bit (to reduce consumption)

The block diagram is shown in Figure 68.



Figure 68. ADC Block Diagram

10-BIT A/D CONVERTER (ADC) (Cont'd)

10.8.3 Functional Description

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.

If the input voltage (V_{AIN}) is greater than V_{AREF} (high-level voltage reference) then the conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without overflow indication).

If the input voltage (V_{AIN}) is lower than V_{SSA} (low-level voltage reference) then the conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH and AD-CDRL registers. The accuracy of the conversion is described in the Electrical Characteristics Section.

 R_{AIN} is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the alloted time.

10.8.3.1 A/D Converter Configuration

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the «I/O ports» chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the ADCCSR register:

- Select the CS[3:0] bits to assign the analog channel to convert.

10.8.3.2 Starting the Conversion

In the ADCCSR register:

 Set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

- The EOC bit is set by hardware.
- The result is in the ADCDR registers.

A read to the ADCDRH or a write to any bit of the ADCCSR register resets the EOC bit.

To read the 10 bits, perform the following steps:

- 1. Poll the EOC bit
- 2. Read the ADCDRL register
- 3. Read the ADCDRH register. This clears EOC automatically.

Note: The data is not latched, so both the low and the high data register must be read before the next conversion is complete, so it is recommended to disable interrupts while reading the conversion result.

To read only 8 bits, perform the following steps:

- 1. Poll the EOC bit
- 2. Read the ADCDRH register. This clears EOC automatically.

10.8.3.3 Changing the conversion channel

The application can change channels during conversion. When software modifies the CH[3:0] bits in the ADCCSR register, the current conversion is stopped, the EOC bit is cleared, and the A/D converter starts converting the newly selected channel.

10.8.4 Low Power Modes

Note: The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed and between single shot conversions.

Mode	Description
WAIT	No effect on A/D Converter
	A/D Converter disabled.
	After wakeup from Halt mode, the A/D
HALT	Converter requires a stabilization time
10,121	t _{STAB} (see Electrical Characteristics)
	before accurate conversions can be
	performed.

10.8.5 Interrupts

None.

OPERATING CONDITIONS (Cont'd)

12.3.2 Operating Conditions with Low Voltage Detector (LVD)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Rosot rologso throshold	VD level = High in option byte	4.0 ¹⁾	4.2	4.5	
V _{IT+(LVD)}	(V _{DD} rise)	VD level = Med. in option byte ²⁾	3.55 ¹⁾	3.75	4.0 ¹⁾	
		VD level = Low in option byte ²⁾	2.95 ¹⁾	3.15	3.35 ¹⁾	V
V _{IT-(LVD)}	Reset generation threshold $(V_{DD}$ fall)	VD level = High in option byte	3.8	4.0	4.25 ¹⁾	v
		VD level = Med. in option byte ²⁾	3.35 ¹⁾	3.55	3.75 ¹⁾⁾	
		VD level = Low in option byte ²⁾	2.8 ¹⁾	3.0	3.15 ¹⁾	
V _{hys(LVD)}	LVD voltage threshold hysteresis	V _{IT+(LVD)} -V _{IT-(LVD)}		200		mV
Vt _{POR}	V _{DD} rise time ³⁾²⁾	LVD enabled	6μs/V		100ms/V	
t _{g(VDD)}	V_{DD} glitches filtered (not detected) by LVD $^{3)}$				40	ns

Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A .

Notes:

57/

1. Data based on characterization results, tested in production for ROM devices only.

2. If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range. Below 3.8V, device operation is not guaranteed.

3. Data based on characterization results, not tested in production.

3. When Vt_{POR} is faster than 100 μ s/V, the Reset signal is released after a delay of max. 42 μ s after V_{DD} crosses the V_{IT+(LVD)} threshold.

12.3.3 Auxiliary Voltage Detector (AVD) Thresholds

Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	$1 \rightarrow 0$ AV/DE flag toggle threshold	VD level = High in option byte	4.4 ¹⁾	4.6	4.9 ¹⁾	
V _{IT+(AVD)}	$(V_{DD} rise)$	VD level = Med. in option byte	3.95 ¹⁾	4.15	4.4 ¹⁾	
		VD level = Low in option byte	3.4 ¹⁾	3.6	3.8 ¹⁾	V
	$0 \rightarrow 1$ AVDE flag toggle threshold	VD level = High in option byte	4.2 ¹⁾	4.4	4.65 ¹⁾	v
V _{IT-(AVD)}	$V \rightarrow T AVDF$ hag toggle threshold (V ₂₂ fall)	VD level = Med. in option byte	3.75 ¹⁾	4.0	4.2 ¹⁾	
		VD level = Low in option byte	3.2 ¹⁾	3.4	3.6 ¹⁾	
V _{hys(AVD)}	AVD voltage threshold hysteresis	V _{IT+(AVD)} -V _{IT-(AVD)}		200		mV
ΔV_{IT}	Voltage drop between AVD flag set and LVD reset activated	V _{IT-(AVD)} -V _{IT-(LVD)}		450		mV

1. Data based on characterization results, tested in production for ROM devices only.

12.3.4 External Voltage Detector (EVD) Thresholds

Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IT+(EVD)}	$1 \Rightarrow 0$ AVDF flag toggle threshold $(V_{DD} rise)^{1)}$		1.15	1.26	1.35	V
V _{IT-(EVD)}	$0 \Rightarrow 1 \text{ AVDF flag toggle threshold}$ $(V_{DD} \text{ fall})^{1)}$		1.1	1.2	1.3	v
V _{hys(EVD)}	EVD voltage threshold hysteresis	V _{IT+(EVD)} -V _{IT-(EVD)}		200		mV

1. Data based on characterization results, not tested in production.

12.6 MEMORY CHARACTERISTICS

12.6.1 RAM and Hardware Registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{RM}	Data retention mode ¹⁾	HALT mode (or RESET)	1.6			V

12.6.2 FLASH Memory

DUAL VOLTAGE HDFLASH MEMORY									
Symbol	Parameter	Conditions	Min ²⁾	Тур	Max ²⁾	Unit			
f	Operating frequency	Read mode	0		8	МЦт			
'CPU	Operating nequency	Write / Erase mode	1		8				
V _{PP}	Programming voltage 3)	$4.5V \le V_{DD} \le 5.5V$	11.4		12.6	V			
		RUN mode (f _{CPU} = 4MHz)			3	m۸			
I _{DD}	Supply current ⁴⁾	Write / Erase		0					
		Power down mode / HALT		1	10	μA			
I _{PP}	$V_{}$ current ⁴	Read (V _{PP} =12V)			200				
		Write / Erase			30	mA			
t _{VPP}	Internal V _{PP} stabilization time			10		μs			
		T _A =85°C	40						
t _{RET}	Data retention	T _A =105°C	15			years			
		T _A =125°C	7			1			
N	Write erase cycles	T _A = 55°C	1000			cycles			
™RW	White erase cycles	T _A = 85°C	100			cycles			
T _{PROG} T _{ERASE}	Programming or erasing tempera- ture range		-40	25	85	°C			

Notes:

1. Minimum V_{DD} supply voltage without losing data stored in RAM (in HALT mode or under RESET) or in hardware registers (only in HALT mode). Not tested in production.

2. Data based on characterization results, not tested in production.

3. V_{PP} must be applied only during the programming or erasing operation and not permanently for reliability reasons.

4. Data based on simulation results, not tested in production.

Warning: Do not connect 12V to V_{PP} before V_{DD} is powered on, as this may damage the device.

CONTROL PIN CHARACTERISTICS (Cont'd) 12.9.2 ICCSEL/V_{PP} Pin

Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A unless otherwise specified.

Symbol	Parameter	Conditions	Min	Max ¹	Unit	
V _{IL}	Input low lovel veltage ¹⁾	FLASH versions	V _{SS}	0.2		
	input low level voltage	ROM versions	V _{SS}	$0.3 \mathrm{xV}_{\mathrm{DD}}$	N	
V _{IH}	Input high lovel voltage ¹	FLASH versions	V _{DD} -0.1	12.6	v	
		ROM versions	0.7xV _{DD}	V _{DD}		
١ _L	Input leakage current	V _{IN} =V _{SS}		±1	μA	

Figure 91. Two typical Applications with ICCSEL/V_{PP} Pin²⁾



Notes:

<u>ل</u>حک

1. Data based on design simulation and/or technology characteristics, not tested in production.

2. When ICC mode is not required by the application ICCSEL/V_{PP} pin must be tied to V_{SS} .

COMMUNICATION INTERFACE CHARACTERISTICS (Cont'd)

The following table gives the values to be written in the I2CCCR register to obtain the required I^2C SCL line frequency.

Table 28. SCL Frequency Table

	I2CCCR Value									
f _{SCL}		f _{CPU} =4 MHz.				f _{CPU} =8 MHz.				
(kHz)	V _{DD} =	= 4.1 V	$V_{DD} = 5 V$ $V_{DD} = 4.1 V$ $V_{DD} =$		V _{DD} = 4.1 V		= 5 V			
	$R_P=3.3k\Omega$	R_P=4.7k Ω	R_P=3.3k Ω	R_P=4.7k Ω	$R_P=3.3k\Omega$	R_P=4.7k Ω	$R_P=3.3k\Omega$	R_P=4.7k Ω		
400	NA	NA	NA	NA	83h	83	83h	83h		
300	NA	NA	NA	NA	85h	85h	85h	85h		
200	83h	83h	83h	83h	8Ah	89h	8Ah	8Ah		
100	10h	10h	10h	10h	24h	23h	24h	23h		
50	24h	24h	24h	24h	4Ch	4Ch	4Ch	4Ch		
20	5Fh	5Fh	5Fh	5Fh	FFh	FFh	FFh	FFh		

Legend:

 R_P = External pull-up resistance f_{SCL} = I²C speed NA = Not achievable

Note:

– For speeds around 200 kHz, achieved speed can have $\pm 5\%$ tolerance

– For other speed ranges, achieved speed can have $\pm 2\%$ tolerance

The above variations depend on the accuracy of the external components used.

PACKAGE MECHANICAL DATA (Cont'd)

Figure 103. 44-Pin Low Profile Quad Flat Package



Dim		mm		inches ¹⁾			
Dim.	im. Min		Max	Min	Тур	Max	
Α			1.60			0.0630	
A1	0.05		0.15	0.0020		0.0059	
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571	
b	0.30	0.37	0.45	0.0118	0.0146	0.0177	
С	0.09		0.20	0.0035		0.0079	
D		12.00			0.4724		
D1		10.00			0.3937		
Е		12.00			0.4724		
E1		10.00			0.3937		
е		0.80			0.0315		
θ	0°	3.5°	7°	0°	3.5°	7°	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295	
L1		1.00			0.0394		
	Number of Pins						
Ν	44						
Note 1. Values in inches are converted from mm and rounded to 4 decimal digits.							

Figure 104. 32-Pin Low Profile Quad Flat Package



Dim	mm			inches ¹⁾				
Dim.	Min	Тур	Max	Min	Тур	Max		
Α			1.60			0.0630		
A1	0.05		0.15	0.0020		0.0059		
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571		
b	0.30	0.37	0.45	0.0118	0.0146	0.0177		
С	0.09		0.20	0.0035		0.0079		
D		9.00			0.3543			
D1		7.00			0.2756			
Е		9.00			0.3543			
E1		7.00			0.2756			
е		0.80			0.0315			
θ	0°	3.5°	7°	0°	3.5°	7°		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295		
L1		1.00			0.0394			
			Numb	er of Pi	ns			
Ν	32							
Note 1. Values in inches are converted from mm								

13.2 THERMAL CHARACTERISTICS

Symbol	Ratings	Value	Unit
	Package thermal resistance (junction to ambient)		
R _{thJA}	LQFP64 14x14	47	
	LQFP64 10x10	50	°C/W
	LQFP44 10x10	52	
PD	Power dissipation ¹⁾	500	mW
T _{Jmax}	Maximum junction temperature ²⁾	150	°C

Notes:

5/

1. The maximum chip-junction temperature is based on technology characteristics.

2. The maximum power dissipation is obtained from the formula PD = (TJ -TA) / RthJA.

The power dissipation of an application can be defined by the user with the formula: PD=PINT+PPORT where PINT is the chip internal power (IDDxVDD) and PPORT is the port power dissipation depending on the ports used in the application.

15 KNOWN LIMITATIONS

15.1 ALL FLASH AND ROM DEVICES

15.1.1 External RC option

The External RC clock source option described in previous datasheet revisions is no longer supported and has been removed from this specification.

15.1.2 Safe Connection of OSC1/OSC2 Pins

The OSC1 and/or OSC2 pins must not be left unconnected otherwise the ST7 main oscillator may start and, in this configuration, could generate an f_{OSC} clock frequency in excess of the allowed maximum (>16MHz.), putting the ST7 in an unsafe/undefined state. Refer to section 6.2 on page 25.

15.1.3 Reset pin protection with LVD Enabled

As mentioned in note 2 below Figure 89 on page 160, when the LVD is enabled, it is recommended not to connect a pull-up resistor or capacitor. A 10nF pull-down capacitor is required to filter noise on the reset line.

15.1.4 Unexpected Reset Fetch

If an interrupt request occurs while a "POP CC" instruction is executed, the interrupt controller does not recognise the source of the interrupt and, by default, passes the RESET vector address to the CPU.

Workaround

To solve this issue, a "POP CC" instruction must always be preceded by a "SIM" instruction.

15.1.5 External interrupt missed

To avoid any risk if generating a parasitic interrupt, the edge detector is automatically disabled for one clock cycle during an access to either DDR and OR. Any input signal edge during this period will not be detected and will not generate an interrupt.

This case can typically occur if the application refreshes the port configuration registers at intervals during runtime.

Workaround

The workaround is based on software checking the level on the interrupt pin before and after writing to the PxOR or PxDDR registers. If there is a level change (depending on the sensitivity programmed for this pin) the interrupt routine is invoked using the call instruction with three extra PUSH instructions before executing the interrupt routine (this is to make the call compatible with the IRET instruction at the end of the interrupt service routine). But detection of the level change does not make sure that edge occurs during the critical 1 cycle duration and the interrupt has been missed. This may lead to occurrence of same interrupt twice (one hardware and another with software call).

To avoid this, a semaphore is set to '1' before checking the level change. The semaphore is changed to level '0' inside the interrupt routine. When a level change is detected, the semaphore status is checked and if it is '1' this means that the last interrupt has been missed. In this case, the interrupt routine is invoked with the call instruction.

There is another possible case i.e. if writing to PxOR or PxDDR is done with global interrupts disabled (interrupt mask bit set). In this case, the semaphore is changed to '1' when the level change is detected. Detecting a missed interrupt is done after the global interrupts are enabled (interrupt mask bit reset) and by checking the status of the semaphore. If it is '1' this means that the last interrupt was missed and the interrupt routine is invoked with the call instruction.

To implement the workaround, the following software sequence is to be followed for writing into the PxOR/PxDDR registers. The example is for for Port PF1 with falling edge interrupt sensitivity. The software sequence is given for both cases (global interrupt disabled/enabled).

Case 1: Writing to PxOR or PxDDR with Global Interrupts Enabled:

LD A,#01

LD sema,A ; set the semaphore to '1'

LD A, PFDR

AND A,#02

LD X,A ; store the level before writing to PxOR/PxDDR

LD A,#\$90

LD PFDDR,A ; Write to PFDDR

LD A,#\$ff

LD PFOR,A ; Write to PFOR

LD A,PFDR

AND A,#02

LD Y,A ; store the level after writing to PxOR/PxDDR

LD A,X ; check for falling edge

cp A,#02

jrne OUT



TNZ Y

jrne OUT

LD A, sema ; check the semaphore status if edge is detected

CP A,#01

jrne OUT

call call_routine; call the interrupt routine

OUT:LD A,#00

LD sema,A

.call_routine ; entry to call_routine

PUSH A

PUSH X

PUSH CC

.ext1_rt ; entry to interrupt routine

LD A,#00

LD sema,A

IRET

Case 2: Writing to PxOR or PxDDR with Global Interrupts Disabled:

SIM ; set the interrupt mask

LD A,PFDR

AND A,#\$02

LD X,A ; store the level before writing to $\ensuremath{\mathsf{PxOR/PxDDR}}$

LD A,#\$90

LD PFDDR,A; Write into PFDDR

LD A,#\$ff

LD PFOR,A ; Write to PFOR

LD A, PFDR

AND A,#\$02

LD Y,A ; store the level after writing to PxOR/ PxDDR

LD A,X ; check for falling edge

cp A,#\$02

jrne OUT

TNZ Y

jrne OUT

LD A,#\$01

LD sema, A $\,$; set the semaphore to '1' if edge is detected

RIM ; reset the interrupt mask

LD A,sema ; check the semaphore status

CP A,#\$01

jrne OUT call call_routine; call the interrupt routine RIM OUT: RIM JP while_loop .call_routine ; entry to call_routine PUSH A PUSH A PUSH CC .ext1_rt ; entry to interrupt routine LD A,#\$00 LD sema,A IRET

15.1.6 Clearing active interrupts outside interrupt routine

When an active interrupt request occurs at the same time as the related flag is being cleared, an unwanted reset may occur.

Note: clearing the related interrupt mask will not generate an unwanted reset

Concurrent interrupt context

The symptom does not occur when the interrupts are handled normally, i.e.

when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Perform SIM and RIM operation before and after resetting an active interrupt request.

Example:

SIM

reset interrupt flag

RIM

Nested interrupt context:

The symptom does not occur when the interrupts are handled normally, i.e.

when:

 The interrupt flag is cleared within its own interrupt routine

57