



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	43
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21344mdfp-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21344mdfp-30</a>

## 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/34M Group.

**Table 1.1 Specifications for R8C/34M Group (1)**


Item	Function	Specification
CPU	Central processing unit	R8C CPU core <ul style="list-style-type: none"> <li>• Number of fundamental instructions: 89</li> <li>• Minimum instruction execution time:               <ul style="list-style-type: none"> <li>50 ns (<math>f(XIN) = 20</math> MHz, <math>VCC = 2.7</math> to <math>5.5</math> V)</li> <li>200 ns (<math>f(XIN) = 5</math> MHz, <math>VCC = 1.8</math> to <math>5.5</math> V)</li> </ul> </li> <li>• Multiplier: 16 bits <math>\times</math> 16 bits <math>\rightarrow</math> 32 bits</li> <li>• Multiply-accumulate instruction: 16 bits <math>\times</math> 16 bits + 32 bits <math>\rightarrow</math> 32 bits</li> <li>• Operation mode: Single-chip mode (address space: 1 Mbyte)</li> </ul>
Memory	ROM, RAM, Data flash	Refer to <b>Table 1.3 Product List for R8C/34M Group</b> .
Power Supply Voltage Detection	Voltage detection circuit	<ul style="list-style-type: none"> <li>• Power-on reset</li> <li>• Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)</li> </ul>
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> <li>• Input-only: 1 pin</li> <li>• CMOS I/O ports: 43, selectable pull-up resistor</li> <li>• High current drive ports: 43</li> </ul>
Clock	Clock generation circuits	<ul style="list-style-type: none"> <li>• 4 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit (32 kHz), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator</li> <li>• Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16</li> <li>• Low power consumption modes:               <ul style="list-style-type: none"> <li>Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode</li> </ul> </li> </ul>
		Real-time clock (timer RE)
Interrupts		<ul style="list-style-type: none"> <li>• Number of interrupt vectors: 69</li> <li>• External Interrupt: 9 (<math>\overline{INT} \times 5</math>, Key input <math>\times 4</math>)</li> <li>• Priority levels: 7 levels</li> </ul>
Watchdog Timer		<ul style="list-style-type: none"> <li>• 14 bits <math>\times</math> 1 (with prescaler)</li> <li>• Reset start selectable</li> <li>• Low-speed on-chip oscillator for watchdog timer selectable</li> </ul>
DTC (Data Transfer Controller)		<ul style="list-style-type: none"> <li>• 1 channel</li> <li>• Activation sources: 33</li> <li>• Transfer modes: 2 (normal mode, repeat mode)</li> </ul>
Timer	Timer RA	8 bits $\times$ 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits $\times$ 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits $\times$ 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits $\times$ 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits $\times$ 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode

## 1.2 Product List

Table 1.3 lists Product List for R8C/34M Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/34M Group.

**Table 1.3 Product List for R8C/34M Group** **Current of Jun 2011**

Part No.	ROM Capacity		RAM Capacity	Package Type	Remarks
	Program ROM	Data flash			
R5F21344MNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0048KB-A	N version
R5F21345MNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0048KB-A	
R5F21346MNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	
R5F21344MDFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0048KB-A	D version
R5F21345MDFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0048KB-A	
R5F21346MDFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	



**Figure 1.1 Part Number, Memory Size, and Package of R8C/34M Group**

**Table 1.5 Pin Name Information by Pin Number (2)**

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator A, Comparator B
36		P1_0	$\overline{KI0}$	(TRCIOD)				AN8/LVCMP1
37		P0_7		(TRCIOA)				AN0/DA1
38		P0_6		(TRCIOD)				AN1/DA0
39		P0_5		(TRCIOB)				AN2
40		P0_4		TREO (/TRCIOB)				AN3
41		P0_3		(TRCIOB)	(CLK1)			AN4
42		P0_2		(TRCIOA/ TRCTRG)	(RXD1)			AN5
43		P0_1		(TRCIOA/ TRCTRG)	(TXD1)			AN6
44		P0_0		(TRCIOA/ TRCTRG)				AN7
45		P6_4			(RXD1)			
46		P6_3			(TXD1)			
47		P6_2			(CLK1)			
48		P6_1						

Note:

1. Can be assigned to the pin in parentheses by a program.

## 1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

**Table 1.6 Pin Functions (1)**

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	–	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	–	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	$\overline{\text{RESET}}$	I	Input “L” on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XIN clock output	XOUT	I/O	
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOU pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOU pin open.
XCIN clock output	XCOU	O	
$\overline{\text{INT}}$ interrupt input	$\overline{\text{INT0}}$ to $\overline{\text{INT4}}$	I	$\overline{\text{INT}}$ interrupt input pins. $\overline{\text{INT0}}$ is timer RB, RC and RD input pin.
Key input interrupt	$\overline{\text{KI0}}$ to $\overline{\text{KI3}}$	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	O	Timer RA output pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	O	Divided clock output pin
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	O	Serial data output pins
	$\overline{\text{CTS2}}$	I	Transmission control input pin
	$\overline{\text{RTS2}}$	O	Reception control output pin
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	$\overline{\text{SCS}}$	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input      O: Output      I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

### 3. Memory

#### 3.1 R8C/34M Group

Figure 3.1 is a Memory Map of R8C/34M Group. The R8C/34M Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/34M Group

**Table 4.6 SFR Information (6) (1)**

Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h			FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh			FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh			FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h			XXh
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.8 SFR Information (8) (1)**

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.10 SFR Information (10) (1)**

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACH			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.12 SFR Information (12) (1)**

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:			
2FFh			

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

**Table 4.13 ID Code Areas and Option Function Select Area**

Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
:			
FFFBh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh. When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

**Table 5.2 Recommended Operating Conditions**

Symbol	Parameter		Conditions	Standard			Unit		
				Min.	Typ.	Max.			
V <sub>CC</sub> /AV <sub>CC</sub>	Supply voltage			1.8	–	5.5	V		
V <sub>SS</sub> /AV <sub>SS</sub>	Supply voltage			–	0	–	V		
V <sub>IH</sub>	Input “H” voltage	Other than CMOS input			0.8 V <sub>CC</sub>	–	V <sub>CC</sub>	V	
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.35 V <sub>CC</sub>	4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0.5 V <sub>CC</sub>	–	V <sub>CC</sub>	V
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0.55 V <sub>CC</sub>	–	V <sub>CC</sub>	V
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0.65 V <sub>CC</sub>	–	V <sub>CC</sub>	V
			Input level selection : 0.5 V <sub>CC</sub>		4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0.65 V <sub>CC</sub>	–	V <sub>CC</sub>	V
				2.7 V ≤ V <sub>CC</sub> < 4.0 V	0.7 V <sub>CC</sub>	–	V <sub>CC</sub>	V	
				1.8 V ≤ V <sub>CC</sub> < 2.7 V	0.8 V <sub>CC</sub>	–	V <sub>CC</sub>	V	
			Input level selection : 0.7 V <sub>CC</sub>		4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0.85 V <sub>CC</sub>	–	V <sub>CC</sub>	V
				2.7 V ≤ V <sub>CC</sub> < 4.0 V	0.85 V <sub>CC</sub>	–	V <sub>CC</sub>	V	
				1.8 V ≤ V <sub>CC</sub> < 2.7 V	0.85 V <sub>CC</sub>	–	V <sub>CC</sub>	V	
		External clock input (XOUT)			1.2	–	V <sub>CC</sub>	V	
V <sub>IL</sub>	Input “L” voltage	Other than CMOS input			0	–	0.2 V <sub>CC</sub>	V	
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.35 V <sub>CC</sub>	4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	–	0.2 V <sub>CC</sub>	V
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0	–	0.2 V <sub>CC</sub>	V
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0	–	0.2 V <sub>CC</sub>	V
			Input level selection : 0.5 V <sub>CC</sub>		4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	–	0.4 V <sub>CC</sub>	V
				2.7 V ≤ V <sub>CC</sub> < 4.0 V	0	–	0.3 V <sub>CC</sub>	V	
				1.8 V ≤ V <sub>CC</sub> < 2.7 V	0	–	0.2 V <sub>CC</sub>	V	
			Input level selection : 0.7 V <sub>CC</sub>		4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	–	0.55 V <sub>CC</sub>	V
				2.7 V ≤ V <sub>CC</sub> < 4.0 V	0	–	0.45 V <sub>CC</sub>	V	
				1.8 V ≤ V <sub>CC</sub> < 2.7 V	0	–	0.35 V <sub>CC</sub>	V	
		External clock input (XOUT)			0	–	0.4	V	
I <sub>OH(sum)</sub>	Peak sum output “H” current	Sum of all pins I <sub>OH(peak)</sub>		–	–	–160	mA		
I <sub>OH(sum)</sub>	Average sum output “H” current	Sum of all pins I <sub>OH(avg)</sub>		–	–	–80	mA		
I <sub>OH(peak)</sub>	Peak output “H” current	Drive capacity Low		–	–	–10	mA		
		Drive capacity High		–	–	–40	mA		
I <sub>OH(avg)</sub>	Average output “H” current	Drive capacity Low		–	–	–5	mA		
		Drive capacity High		–	–	–20	mA		
I <sub>OL(sum)</sub>	Peak sum output “L” current	Sum of all pins I <sub>OL(peak)</sub>		–	–	160	mA		
I <sub>OL(sum)</sub>	Average sum output “L” current	Sum of all pins I <sub>OL(avg)</sub>		–	–	80	mA		
I <sub>OL(peak)</sub>	Peak output “L” current	Drive capacity Low		–	–	10	mA		
		Drive capacity High		–	–	40	mA		
I <sub>OL(avg)</sub>	Average output “L” current	Drive capacity Low		–	–	5	mA		
		Drive capacity High		–	–	20	mA		
f <sub>(XIN)</sub>	XIN clock input oscillation frequency	2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V		–	–	20	MHz		
		1.8 V ≤ V <sub>CC</sub> < 2.7 V		–	–	5	MHz		
f <sub>(XCIN)</sub>	XCIN clock input oscillation frequency	1.8 V ≤ V <sub>CC</sub> ≤ 5.5 V		–	32.768	50	kHz		
f <sub>OCO40M</sub>	When used as the count source for timer RC or timer RD <sup>(3)</sup>	2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V		32	–	40	MHz		
f <sub>OCO-F</sub>	f <sub>OCO-F</sub> frequency	2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V		–	–	20	MHz		
		1.8 V ≤ V <sub>CC</sub> < 2.7 V		–	–	5	MHz		
–	System clock frequency	2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V		–	–	20	MHz		
		1.8 V ≤ V <sub>CC</sub> < 2.7 V		–	–	5	MHz		
f <sub>(CLK)</sub>	CPU clock frequency	2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V		–	–	20	MHz		
		1.8 V ≤ V <sub>CC</sub> < 2.7 V		–	–	5	MHz		

## Notes:

1. V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.
3. f<sub>OCO40M</sub> can be used as the count source for timer RC or timer RD in the range of V<sub>CC</sub> = 2.7 V to 5.5V.

**Table 5.4 D/A Converter Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
–	Resolution		–	–	8	Bit
–	Absolute accuracy		–	–	2.5	LSB
$t_{su}$	Setup time		–	–	3	$\mu s$
$R_o$	Output resistor		–	6	–	$k\Omega$
$I_{Vref}$	Reference power input current	(Note 2)	–	–	1.5	mA

Notes:

- $V_{CC}/AV_{CC} = V_{ref} = 2.7$  to  $5.5$  V and  $T_{opr} = -20$  to  $85^\circ C$  (N version) /  $-40$  to  $85^\circ C$  (D version), unless otherwise specified.
- This applies when one D/A converter is used and the value of the  $DA_i$  register ( $i = 0$  or  $1$ ) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

**Table 5.5 Comparator A Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
LVREF	External reference voltage input range		1.4	–	$V_{CC}$	V
LVCMP1, LVCMP2	External comparison voltage input range		–0.3	–	$V_{CC} + 0.3$	V
–	Offset		–	50	200	mV
–	Comparator output delay time <sup>(2)</sup>	At falling, $V_i = V_{ref} - 100$ mV	–	3	–	$\mu s$
		At falling, $V_i = V_{ref} - 1$ V or below	–	1.5	–	$\mu s$
		At rising, $V_i = V_{ref} + 100$ mV	–	2	–	$\mu s$
		At rising, $V_i = V_{ref} + 1$ V or above	–	0.5	–	$\mu s$
–	Comparator operating current	$V_{CC} = 5.0$ V	–	0.5	–	$\mu A$

Notes:

- $V_{CC} = 2.7$  to  $5.5$  V,  $T_{opr} = -20$  to  $85^\circ C$  (N version) /  $-40$  to  $85^\circ C$  (D version), unless otherwise specified.
- When the digital filter is disabled.

**Table 5.6 Comparator B Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
$V_{ref}$	IVREF1, IVREF3 input reference voltage		0	–	$V_{CC} - 1.4$	V
$V_i$	IVCMP1, IVCMP3 input voltage		–0.3	–	$V_{CC} + 0.3$	V
–	Offset		–	5	100	mV
$t_d$	Comparator output delay time <sup>(2)</sup>	$V_i = V_{ref} \pm 100$ mV	–	0.1	–	$\mu s$
ICMP	Comparator operating current	$V_{CC} = 5.0$ V	–	17.5	–	$\mu A$

Notes:

- $V_{CC} = 2.7$  to  $5.5$  V,  $T_{opr} = -20$  to  $85^\circ C$  (N version) /  $-40$  to  $85^\circ C$  (D version), unless otherwise specified.
- When the digital filter is disabled.

**Table 5.11 Voltage Detection 2 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Vdet2	Voltage detection level Vdet2_0 <sup>(2)</sup>	At the falling of Vcc	3.70	4.00	4.30	V
	Voltage detection level Vdet2_EXT <sup>(2)</sup>	At the falling of LVCMP2	1.20	1.34	1.48	V
–	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		–	0.10	–	V
–	Voltage detection 2 circuit response time <sup>(3)</sup>	At the falling of Vcc from 5 V to (Vdet2_0 – 0.1) V	–	20	150	μs
–	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	–	1.7	–	μA
t <sub>d(E-A)</sub>	Waiting time until voltage detection circuit operation starts <sup>(4)</sup>		–	–	100	μs

Notes:


1. The measurement condition is Vcc = 1.8 V to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version).
2. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.
3. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

**Table 5.12 Power-on Reset Circuit (2)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
trth	External power Vcc rise gradient	<sup>(1)</sup>	0	–	50,000	mV/ms

Notes:

1. The measurement condition is T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



Notes:

1. V<sub>det0</sub> indicates the voltage detection level of the voltage detection 0 circuit. Refer to **6. Voltage Detection Circuit** of User's Manual: Hardware for details.
2. t<sub>w(por)</sub> indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain t<sub>w(por)</sub> for 1 ms or more.

**Figure 5.3 Power-on Reset Circuit Electrical Characteristics**




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)






**Table 5.25 Electrical Characteristics (4) [2.7 V ≤ Vcc < 3.3 V]**  
**(Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.)**


Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	3.5	10	mA	
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	7.5	mA	
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	7.0	15	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	–	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	4.0	–	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	–	1	–	mA	
			Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	–	90	390	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	–	80	400	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	–	40	–	μA	
			Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	15	90	μA
				XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	4	80	μA
		Stop mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	3.5	–	μA	
			XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	2.0	5.0	μA	
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	5.0	–	μA	

**Timing Requirements****(Unless Otherwise Specified:  $V_{CC} = 3\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{\text{opr}} = 25^{\circ}\text{C}$ )****Table 5.26 External Clock Input (XOUT, XCIN)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(\text{XOUT})}$	XOUT input cycle time	50	–	ns
$t_{\text{WH}(\text{XOUT})}$	XOUT input “H” width	24	–	ns
$t_{\text{WL}(\text{XOUT})}$	XOUT input “L” width	24	–	ns
$t_{c(\text{XCIN})}$	XCIN input cycle time	14	–	$\mu\text{s}$
$t_{\text{WH}(\text{XCIN})}$	XCIN input “H” width	7	–	$\mu\text{s}$
$t_{\text{WL}(\text{XCIN})}$	XCIN input “L” width	7	–	$\mu\text{s}$

**Figure 5.12 External Clock Input Timing Diagram when  $V_{CC} = 3\text{ V}$** **Table 5.27 TRAIO Input**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(\text{TRAIO})}$	TRAIO input cycle time	300	–	ns
$t_{\text{WH}(\text{TRAIO})}$	TRAIO input “H” width	120	–	ns
$t_{\text{WL}(\text{TRAIO})}$	TRAIO input “L” width	120	–	ns

**Figure 5.13 TRAIO Input Timing Diagram when  $V_{CC} = 3\text{ V}$**




**Timing Requirements****(Unless Otherwise Specified:  $V_{CC} = 2.2\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{opr} = 25^\circ\text{C}$ )****Table 5.32 External Clock Input (XOUT, XCIN)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(XOUT)}$	XOUT input cycle time	200	–	ns
$t_{WH(XOUT)}$	XOUT input “H” width	90	–	ns
$t_{WL(XOUT)}$	XOUT input “L” width	90	–	ns
$t_{c(XCIN)}$	XCIN input cycle time	14	–	$\mu\text{s}$
$t_{WH(XCIN)}$	XCIN input “H” width	7	–	$\mu\text{s}$
$t_{WL(XCIN)}$	XCIN input “L” width	7	–	$\mu\text{s}$

**Figure 5.16 External Clock Input Timing Diagram when  $V_{CC} = 2.2\text{ V}$** **Table 5.33 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TRAIO)}$	TRAIO input cycle time	500	–	ns
$t_{WH(TRAIO)}$	TRAIO input “H” width	200	–	ns
$t_{WL(TRAIO)}$	TRAIO input “L” width	200	–	ns

**Figure 5.17 TRAIO Input Timing Diagram when  $V_{CC} = 2.2\text{ V}$**