



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I²C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	43
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21345mnfp-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21345mnfp-50</a>

## 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/34M Group.

**Table 1.1 Specifications for R8C/34M Group (1)**

Item	Function	Specification
CPU	Central processing unit	R8C CPU core <ul style="list-style-type: none"> <li>Number of fundamental instructions: 89</li> <li>Minimum instruction execution time: 50 ns (<math>f(XIN) = 20</math> MHz, VCC = 2.7 to 5.5 V) 200 ns (<math>f(XIN) = 5</math> MHz, VCC = 1.8 to 5.5 V)</li> <li>Multiplier: 16 bits <math>\times</math> 16 bits <math>\rightarrow</math> 32 bits</li> <li>Multiply-accumulate instruction: 16 bits <math>\times</math> 16 bits + 32 bits <math>\rightarrow</math> 32 bits</li> <li>Operation mode: Single-chip mode (address space: 1 Mbyte)</li> </ul>
Memory	ROM, RAM, Data flash	Refer to <b>Table 1.3 Product List for R8C/34M Group</b> .
Power Supply Voltage Detection	Voltage detection circuit	<ul style="list-style-type: none"> <li>Power-on reset</li> <li>Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)</li> </ul>
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> <li>Input-only: 1 pin</li> <li>CMOS I/O ports: 43, selectable pull-up resistor</li> <li>High current drive ports: 43</li> </ul>
Clock	Clock generation circuits	<ul style="list-style-type: none"> <li>4 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit (32 kHz), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator</li> <li>Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16</li> <li>Low power consumption modes: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode</li> </ul>
		Real-time clock (timer RE)
Interrupts		<ul style="list-style-type: none"> <li>Number of interrupt vectors: 69</li> <li>External Interrupt: 9 (INT <math>\times</math> 5, Key input <math>\times</math> 4)</li> <li>Priority levels: 7 levels</li> </ul>
Watchdog Timer		<ul style="list-style-type: none"> <li>14 bits <math>\times</math> 1 (with prescaler)</li> <li>Reset start selectable</li> <li>Low-speed on-chip oscillator for watchdog timer selectable</li> </ul>
DTC (Data Transfer Controller)		<ul style="list-style-type: none"> <li>1 channel</li> <li>Activation sources: 33</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> </ul>
Timer	Timer RA	8 bits $\times$ 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits $\times$ 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits $\times$ 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits $\times$ 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits $\times$ 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode

### 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2    Block Diagram

**Table 1.4 Pin Name Information by Pin Number (1)**

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator A, Comparator B
1		P6_0		(TREO)				
2		P3_0		(TRAO)				
3		P4_2						VREF
4	MODE							
5	(XCIN)	P4_3						
6	(XCOUT)	P4_4						
7	RESET							
8	XOUT	P4_7						
9	VSS/AVSS							
10	XIN	P4_6						
11	VCC/AVCC							
12		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
13		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
14		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
15		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
16		P2_7		(TRDIOD1)				
17		P2_6		(TRDIOC1)				
18		P2_5		(TRDIOB1)				
19		P2_4		(TRDIOA1)				
20		P2_3		(TRDIOD0)				
21		P2_2		(TRCIOD/ TRDIOB0)				
22		P2_1		(TRCIOC/ TRDIOC0)				
23		P2_0	(INT1)	(TRCIOB/ TRDIOA0/ TRDCLK)				
24		P3_1		(TRBO)				
25		P6_7	(INT3)	(TRCIOD)				
26		P6_6	INT2	(TRCIOC)	(TXD2/SDA2)			
27		P6_5	INT4	(TRCIOB)	(CLK1/CLK2)			
28		P4_5	INT0		(RXD2/SCL2)			ADTRG
29		P1_7	INT1	(TRAIO)				IVCMP1
30		P1_6			(CLK0)			LVCOUT2/IVREF1
31		P1_5	(INT1)	(TRAIO)	(RXD0)			
32		P1_4		(TRCCLK)	(TXD0)			
33		P1_3	KI3	TRBO/ (TRCIOC)				AN11/LVCOUT1
34		P1_2	KI2	(TRCIOB)				AN10/LVREF
35		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9/LVCMP2

Note:

1. Can be assigned to the pin in parentheses by a program.

## 1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

**Table 1.6 Pin Functions (1)**

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	—	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	—	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XIN clock output	XOUT	I/O	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
XCIN clock output	XCOUT	O	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input pins. INT0 is timer RB, RC and RD input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	O	Timer RA output pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	O	Divided clock output pin
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	O	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	O	Reception control output pin
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin
I <sup>2</sup> C bus	SDA2	I/O	I <sup>2</sup> C mode data I/O pin
	SCL	I/O	Clock I/O pin
SSU	SDA	I/O	Data I/O pin
	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
SSO	SSO	I/O	Data I/O pin

I: Input      O: Output      I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

**Table 4.3 SFR Information (3) (1)**

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh XXh
00A3h			
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh XXh
00A7h			
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh XXh
00ABh			
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh XXh
00AFh			
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BEh	UART2 Special Mode Register 2	U2SMR2	X0000000b
00BFh	UART2 Special Mode Register	U2SMR	X0000000b

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.4 SFR Information (4) (1)**

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh 000000XXb
00C1h			
00C2h	A/D Register 1	AD1	XXh 000000XXb
00C3h			
00C4h	A/D Register 2	AD2	XXh 000000XXb
00C5h			
00C6h	A/D Register 3	AD3	XXh 000000XXb
00C7h			
00C8h	A/D Register 4	AD4	XXh 000000XXb
00C9h			
00CAh	A/D Register 5	AD5	XXh 000000XXb
00CBh			
00CCh	A/D Register 6	AD6	XXh 000000XXb
00CDh			
00CEh	A/D Register 7	AD7	XXh 000000XXb
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A0 Register	DA0	00h
00D9h	D/A1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECb	Port P6 Register	P6	XXh
00EDh			
00EEh	Port P6 Direction Register	PD6	00h
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCb			
00FDh			
00FEh			
00FFh			

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.7 SFR Information (7) (1)**

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDRL / ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTD RH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	0111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2 / SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

**Table 4.8 SFR Information (8) (1)**

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh XXh 0000XXXXb
01C1h			
01C2h			
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh XXh 0000XXXXb
01C5h			
01C6h			
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECb			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCb	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

**Table 4.10 SFR Information (10)<sup>(1)</sup>**

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

**Table 4.12 SFR Information (12)<sup>(1)</sup>**

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:			
2FFFh			

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.13 ID Code Areas and Option Function Select Area**

Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
:			
FFFFBh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.  
When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.  
When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh.  
When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user.  
When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.





Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)

**Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)**

**Table 5.18 Electrical Characteristics (1) [4.2 V ≤ Vcc ≤ 5.5 V]**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
VOH	Output "H" voltage	Other than XOUT	Drive capacity High Vcc = 5V IOH = -20 mA	Vcc - 2.0	-	Vcc V	
			Drive capacity Low Vcc = 5V IOH = -5 mA	Vcc - 2.0	-	Vcc V	
	XOUT	Vcc = 5V	IOH = -200 μA	1.0	-	Vcc V	
VOL	Output "L" voltage	Other than XOUT	Drive capacity High Vcc = 5V IOL = 20 mA	-	-	2.0 V	
			Drive capacity Low Vcc = 5V IOL = 5 mA	-	-	2.0 V	
	XOUT	Vcc = 5V	IOL = 200 μA	-	-	0.5 V	
VT+VT-	Hysteresis	INT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIQB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO	Vcc = 5.0 V	0.1	1.2	-	V
		RESET	Vcc = 5.0 V	0.1	1.2	-	V
I <sub>IH</sub>	Input "H" current		VI = 5 V, Vcc = 5.0 V	-	-	5.0 μA	
I <sub>IL</sub>	Input "L" current		VI = 0 V, Vcc = 5.0 V	-	-	-5.0 μA	
R <sub>PULLUP</sub>	Pull-up resistance		VI = 0 V, Vcc = 5.0 V	25	50	100 kΩ	
R <sub>RXIN</sub>	Feedback resistance	XIN		-	0.3	- MΩ	
R <sub>RXCIN</sub>	Feedback resistance	XCIN		-	8	- MΩ	
V <sub>RAM</sub>	RAM hold voltage		During stop mode	1.8	-	- V	

Note:

- 4.2 V ≤ Vcc ≤ 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

**Table 5.19 Electrical Characteristics (2) [3.3 V ≤ Vcc ≤ 5.5 V]  
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	6.5	15	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	5.3	12.5	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	3.6	–	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	–	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	2.2	–	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	–	mA
	Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	–	1	–	mA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	–	90	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	–	85	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	–	47	–	μA
	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	15	100	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	4	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	3.5	–	μA
	Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	2.0	5.0	μA
		XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	5.0	–	μA


**Table 5.22 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(CK)	CLK <i>i</i> input cycle time	When external clock is selected	200	– ns
tw(CKH)	CLK <i>i</i> input "H" width		100	– ns
tw(CKL)	CLK <i>i</i> input "L" width		100	– ns
td(C-Q)	TXDi output delay time		–	90 ns
th(C-Q)	TXDi hold time		0	– ns
tsu(D-C)	RXDi input setup time		10	– ns
th(C-D)	RXDi input hold time		90	– ns
td(C-Q)	TXDi output delay time		–	10 ns
tsu(D-C)	RXDi input setup time		90	– ns
th(C-D)	RXDi input hold time		90	– ns

*i* = 0 to 2

Note:


1. V<sub>CC</sub> = 5 V and T<sub>OPR</sub> = –20 to 85 °C (N version)/–40 to 85 °C (D version), unless otherwise specified.

**Figure 5.10 Serial Interface Timing Diagram when V<sub>CC</sub> = 5 V****Table 5.23 External Interrupt INT*i* (*i* = 0 to 4) Input, Key Input Interrupt KLI (*i* = 0 to 3)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INT <i>i</i> input "H" width, KLI input "H" width	250 (1)	–	ns
tw(INL)	INT <i>i</i> input "L" width, KLI input "L" width	250 (2)	–	ns

Notes:

1. When selecting the digital filter by the INT*i* input filter select bit, use an INT*i* input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the INT*i* input filter select bit, use an INT*i* input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

**Figure 5.11 Input Timing Diagram for External Interrupt INT*i* and Key Input Interrupt KLI when V<sub>CC</sub> = 5 V**

**Table 5.24 Electrical Characteristics (3) [2.7 V ≤ Vcc < 4.2 V]**


Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
VOH	Output "H" voltage	Other than XOUT	Drive capacity High	I <sub>OH</sub> = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	I <sub>OH</sub> = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		I <sub>OH</sub> = -200 µA	1.0	-	Vcc	V
VOL	Output "L" voltage	Other than XOUT	Drive capacity High	I <sub>OL</sub> = 5 mA	-	-	0.5	V
			Drive capacity Low	I <sub>OL</sub> = 1 mA	-	-	0.5	V
		XOUT		I <sub>OL</sub> = 200 µA	-	-	0.5	V
VT+VT-	Hysteresis	INT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIQB, TRCIOC, TRCIOD, TRDIOAO, TRDIOBO, TRDIOCO, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRQ, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO		Vcc = 3.0 V	0.1	0.4	-	V
	RESET	Vcc = 3.0 V			0.1	0.5	-	V
I <sub>IH</sub>	Input "H" current	VI = 3 V, Vcc = 3.0 V			-	-	4.0	µA
I <sub>IL</sub>	Input "L" current	VI = 0 V, Vcc = 3.0 V			-	-	-4.0	µA
R <sub>PULLUP</sub>	Pull-up resistance	VI = 0 V, Vcc = 3.0 V			42	84	168	kΩ
R <sub>RXIN</sub>	Feedback resistance	XIN			-	0.3	-	MΩ
R <sub>RXCIN</sub>	Feedback resistance	XCIN			-	8	-	MΩ
V <sub>RAM</sub>	RAM hold voltage	During stop mode			1.8	-	-	V

Note:


- 2.7 V ≤ Vcc < 4.2 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

**Timing Requirements**(Unless Otherwise Specified: V<sub>CC</sub> = 2.2 V, V<sub>SS</sub> = 0 V at T<sub>OPR</sub> = 25°C)**Table 5.32 External Clock Input (XOUT, XCIN)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C</sub> (XOUT)	XOUT input cycle time	200	—	ns
t <sub>WH</sub> (XOUT)	XOUT input "H" width	90	—	ns
t <sub>WL</sub> (XOUT)	XOUT input "L" width	90	—	ns
t <sub>C</sub> (XCIN)	XCIN input cycle time	14	—	μs
t <sub>WH</sub> (XCIN)	XCIN input "H" width	7	—	μs
t <sub>WL</sub> (XCIN)	XCIN input "L" width	7	—	μs

**Figure 5.16 External Clock Input Timing Diagram when V<sub>CC</sub> = 2.2 V****Table 5.33 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C</sub> (TRAIO)	TRAIO input cycle time	500	—	ns
t <sub>WH</sub> (TRAIO)	TRAIO input "H" width	200	—	ns
t <sub>WL</sub> (TRAIO)	TRAIO input "L" width	200	—	ns

**Figure 5.17 TRAIO Input Timing Diagram when V<sub>CC</sub> = 2.2 V**


**Table 5.34 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	When external clock is selected	800	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width		400	ns
$t_{w(CKL)}$	CLK <i>i</i> input "L" width		400	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time		—	200 ns
$t_{h(C-Q)}$	TXD <i>i</i> hold time		0	ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time		150	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time		90	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time		—	200 ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time		150	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time		90	ns

 $i = 0 \text{ to } 2$ 

Note:


1.  $V_{CC} = 2.2 \text{ V}$  and  $T_{OPR} = -20 \text{ to } 85^\circ\text{C}$  (N version)/ $-40 \text{ to } 85^\circ\text{C}$  (D version), unless otherwise specified.

**Figure 5.18 Serial Interface Timing Diagram when  $V_{CC} = 2.2 \text{ V}$** **Table 5.35 External Interrupt  $\overline{\text{INT}}_i$  ( $i = 0 \text{ to } 4$ ) Input, Key Input Interrupt  $\overline{\text{K}}_i$  ( $i = 0 \text{ to } 3$ )**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\overline{\text{INH}})}$	$\overline{\text{INT}}_i$ input "H" width, $\overline{\text{K}}_i$ input "H" width	1000 (1)	—	ns
$t_{w(\overline{\text{INL}})}$	$\overline{\text{INT}}_i$ input "L" width, $\overline{\text{K}}_i$ input "L" width	1000 (2)	—	ns

Notes:

1. When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input HIGH width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input LOW width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.

**Figure 5.19 Input Timing Diagram for External Interrupt  $\overline{\text{INT}}_i$  and Key Input Interrupt  $\overline{\text{K}}_i$  when  $V_{CC} = 2.2 \text{ V}$**

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.

