



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | R8C   |
| Core Size                  | 16-Bit  |
| Speed                      | 20MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART  |
| Peripherals                | POR, PWM, Voltage Detect, WDT   |
| Number of I/O              | 43  |
| Program Memory Size        | 24KB (24K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 12x10b; D/A 2x8b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -20°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-LQFP   |
| Supplier Device Package    | 48-LQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21345mnfp-x4">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21345mnfp-x4</a> |

## 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/34M Group.

**Table 1.1 Specifications for R8C/34M Group (1)**


| Item                           | Function                  | Specification   |
|--------------------------------|---------------------------|---|
| CPU                            | Central processing unit   | <p>R8C CPU core</p> <ul style="list-style-type: none"> <li>Number of fundamental instructions: 89</li> <li>Minimum instruction execution time:               <ul style="list-style-type: none"> <li>50 ns (<math>f(XIN) = 20</math> MHz, <math>VCC = 2.7</math> to <math>5.5</math> V)</li> <li>200 ns (<math>f(XIN) = 5</math> MHz, <math>VCC = 1.8</math> to <math>5.5</math> V)</li> </ul> </li> <li>Multiplier: 16 bits <math>\times</math> 16 bits <math>\rightarrow</math> 32 bits</li> <li>Multiply-accumulate instruction: 16 bits <math>\times</math> 16 bits + 32 bits <math>\rightarrow</math> 32 bits</li> <li>Operation mode: Single-chip mode (address space: 1 Mbyte)</li> </ul> |
| Memory                         | ROM, RAM, Data flash      | Refer to <b>Table 1.3 Product List for R8C/34M Group</b> .  |
| Power Supply Voltage Detection | Voltage detection circuit | <ul style="list-style-type: none"> <li>Power-on reset</li> <li>Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)</li> </ul>   |
| I/O Ports                      | Programmable I/O ports    | <ul style="list-style-type: none"> <li>Input-only: 1 pin</li> <li>CMOS I/O ports: 43, selectable pull-up resistor</li> <li>High current drive ports: 43</li> </ul>  |
| Clock                          | Clock generation circuits | <ul style="list-style-type: none"> <li>4 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit (32 kHz), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator</li> <li>Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16</li> <li>Low power consumption modes:               <ul style="list-style-type: none"> <li>Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode</li> </ul> </li> </ul> <p>Real-time clock (timer RE)</p>    |
| Interrupts                     |                           | <ul style="list-style-type: none"> <li>Number of interrupt vectors: 69</li> <li>External Interrupt: 9 (<math>\overline{INT} \times 5</math>, Key input <math>\times 4</math>)</li> <li>Priority levels: 7 levels</li> </ul>   |
| Watchdog Timer                 |                           | <ul style="list-style-type: none"> <li>14 bits <math>\times</math> 1 (with prescaler)</li> <li>Reset start selectable</li> <li>Low-speed on-chip oscillator for watchdog timer selectable</li> </ul>  |
| DTC (Data Transfer Controller) |                           | <ul style="list-style-type: none"> <li>1 channel</li> <li>Activation sources: 33</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> </ul>   |
| Timer                          | Timer RA                  | <p>8 bits <math>\times</math> 1 (with 8-bit prescaler)</p> <p>Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode</p>  |
|                                | Timer RB                  | <p>8 bits <math>\times</math> 1 (with 8-bit prescaler)</p> <p>Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode</p>  |
|                                | Timer RC                  | <p>16 bits <math>\times</math> 1 (with 4 capture/compare registers)</p> <p>Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)</p>   |
|                                | Timer RD                  | <p>16 bits <math>\times</math> 2 (with 4 capture/compare registers)</p> <p>Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)</p>  |
|                                | Timer RE                  | <p>8 bits <math>\times</math> 1</p> <p>Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode</p>  |

## 1.2 Product List

Table 1.3 lists Product List for R8C/34M Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/34M Group.

**Table 1.3 Product List for R8C/34M Group** **Current of Jun 2011**

| Part No.     | ROM Capacity |             | RAM Capacity | Package Type | Remarks   |
|--------------|--------------|-------------|--------------|--------------|-----------|
|              | Program ROM  | Data flash  |              |              |           |
| R5F21344MNFP | 16 Kbytes    | 1 Kbyte × 4 | 1.5 Kbytes   | PLQP0048KB-A | N version |
| R5F21345MNFP | 24 Kbytes    | 1 Kbyte × 4 | 2 Kbytes     | PLQP0048KB-A |           |
| R5F21346MNFP | 32 Kbytes    | 1 Kbyte × 4 | 2.5 Kbytes   | PLQP0048KB-A |           |
| R5F21344MDFP | 16 Kbytes    | 1 Kbyte × 4 | 1.5 Kbytes   | PLQP0048KB-A | D version |
| R5F21345MDFP | 24 Kbytes    | 1 Kbyte × 4 | 2 Kbytes     | PLQP0048KB-A |           |
| R5F21346MDFP | 32 Kbytes    | 1 Kbyte × 4 | 2.5 Kbytes   | PLQP0048KB-A |           |



**Figure 1.1 Part Number, Memory Size, and Package of R8C/34M Group**

### 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

**Table 1.4 Pin Name Information by Pin Number (1)**

| Pin Number | Control Pin | Port | I/O Pin Functions for Peripheral Modules |                                 |                                   |                         |                      |  |
|------------|-------------|------|--|---------------------------------|-----------------------------------|-------------------------|----------------------|--|
|            |             |      | Interrupt                                | Timer                           | Serial Interface                  | SSU                     | I <sup>2</sup> C bus | A/D Converter, D/A Converter, Comparator A, Comparator B |
| 1          |             | P6_0 |  | (TREQ)                          |                                   |                         |                      |  |
| 2          |             | P3_0 |  | (TRAO)                          |                                   |                         |                      |  |
| 3          |             | P4_2 |  |                                 |                                   |                         |                      | VREF   |
| 4          | MODE        |      |  |                                 |                                   |                         |                      |  |
| 5          | (XCIN)      | P4_3 |  |                                 |                                   |                         |                      |  |
| 6          | (XCOUT)     | P4_4 |  |                                 |                                   |                         |                      |  |
| 7          | RESET       |      |  |                                 |                                   |                         |                      |  |
| 8          | XOUT        | P4_7 |  |                                 |                                   |                         |                      |  |
| 9          | VSS/AVSS    |      |  |                                 |                                   |                         |                      |  |
| 10         | XIN         | P4_6 |  |                                 |                                   |                         |                      |  |
| 11         | VCC/AVCC    |      |  |                                 |                                   |                         |                      |  |
| 12         |             | P3_7 |  | TRAO                            | (RXD2/SCL2/<br>TXD2/SDA2)         | SSO                     | SDA                  |  |
| 13         |             | P3_5 |  | (TRCIOD)                        | (CLK2)                            | SSCK                    | SCL                  |  |
| 14         |             | P3_4 |  | (TRCIOC)                        | (RXD2/SCL2/<br>TXD2/SDA2)         | SSI                     |                      | IVREF3   |
| 15         |             | P3_3 | $\overline{\text{INT3}}$                 | (TRCCLK)                        | ( $\overline{\text{CTS2/RTS2}}$ ) | $\overline{\text{SCS}}$ |                      | IVCMP3   |
| 16         |             | P2_7 |  | (TRDIOD1)                       |                                   |                         |                      |  |
| 17         |             | P2_6 |  | (TRDIOC1)                       |                                   |                         |                      |  |
| 18         |             | P2_5 |  | (TRDIOB1)                       |                                   |                         |                      |  |
| 19         |             | P2_4 |  | (TRDIOA1)                       |                                   |                         |                      |  |
| 20         |             | P2_3 |  | (TRDIOD0)                       |                                   |                         |                      |  |
| 21         |             | P2_2 |  | (TRCIOD/<br>TRDIOB0)            |                                   |                         |                      |  |
| 22         |             | P2_1 |  | (TRCIOC/<br>TRDIOC0)            |                                   |                         |                      |  |
| 23         |             | P2_0 | ( $\overline{\text{INT1}}$ )             | (TRCIOB/<br>TRDIOA0/<br>TRDCLK) |                                   |                         |                      |  |
| 24         |             | P3_1 |  | (TRBO)                          |                                   |                         |                      |  |
| 25         |             | P6_7 | ( $\overline{\text{INT3}}$ )             | (TRCIOD)                        |                                   |                         |                      |  |
| 26         |             | P6_6 | $\overline{\text{INT2}}$                 | (TRCIOC)                        | (TXD2/SDA2)                       |                         |                      |  |
| 27         |             | P6_5 | $\overline{\text{INT4}}$                 | (TRCIOB)                        | (CLK1/CLK2)                       |                         |                      |  |
| 28         |             | P4_5 | $\overline{\text{INT0}}$                 |                                 | (RXD2/SCL2)                       |                         |                      | $\overline{\text{ADTRG}}$                                |
| 29         |             | P1_7 | $\overline{\text{INT1}}$                 | (TRAIO)                         |                                   |                         |                      | IVCMP1   |
| 30         |             | P1_6 |  |                                 | (CLK0)                            |                         |                      | LVCOUT2/IVREF1   |
| 31         |             | P1_5 | ( $\overline{\text{INT1}}$ )             | (TRAIO)                         | (RXD0)                            |                         |                      |  |
| 32         |             | P1_4 |  | (TRCCLK)                        | (TXD0)                            |                         |                      |  |
| 33         |             | P1_3 | $\overline{\text{KI3}}$                  | TRBO/<br>(TRCIOC)               |                                   |                         |                      | AN11/LVCOUT1   |
| 34         |             | P1_2 | $\overline{\text{KI2}}$                  | (TRCIOB)                        |                                   |                         |                      | AN10/LVREF   |
| 35         |             | P1_1 | $\overline{\text{KI1}}$                  | (TRCIOA/<br>TRCTR)              |                                   |                         |                      | AN9/LVCMP2   |

Note:

1. Can be assigned to the pin in parentheses by a program.

**Table 1.5 Pin Name Information by Pin Number (2)**

| Pin Number | Control Pin | Port | I/O Pin Functions for Peripheral Modules |                  |                  |     |                      |  |
|------------|-------------|------|--|------------------|------------------|-----|----------------------|--|
|            |             |      | Interrupt                                | Timer            | Serial Interface | SSU | I <sup>2</sup> C bus | A/D Converter, D/A Converter, Comparator A, Comparator B |
| 36         |             | P1_0 | $\overline{KI0}$                         | (TRCIOD)         |                  |     |                      | AN8/LVCMP1   |
| 37         |             | P0_7 |  | (TRCIOA)         |                  |     |                      | AN0/DA1  |
| 38         |             | P0_6 |  | (TRCIOD)         |                  |     |                      | AN1/DA0  |
| 39         |             | P0_5 |  | (TRCIOB)         |                  |     |                      | AN2  |
| 40         |             | P0_4 |  | TREO (/TRCIOB)   |                  |     |                      | AN3  |
| 41         |             | P0_3 |  | (TRCIOB)         | (CLK1)           |     |                      | AN4  |
| 42         |             | P0_2 |  | (TRCIOA/ TRCTRG) | (RXD1)           |     |                      | AN5  |
| 43         |             | P0_1 |  | (TRCIOA/ TRCTRG) | (TXD1)           |     |                      | AN6  |
| 44         |             | P0_0 |  | (TRCIOA/ TRCTRG) |                  |     |                      | AN7  |
| 45         |             | P6_4 |  |                  | (RXD1)           |     |                      |  |
| 46         |             | P6_3 |  |                  | (TXD1)           |     |                      |  |
| 47         |             | P6_2 |  |                  | (CLK1)           |     |                      |  |
| 48         |             | P6_1 |  |                  |                  |     |                      |  |

Note:

1. Can be assigned to the pin in parentheses by a program.

## 1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

**Table 1.6 Pin Functions (1)**

| Item                                    | Pin Name   | I/O Type | Description  |
|---|--|----------|--|
| Power supply input                      | VCC, VSS   | –        | Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.   |
| Analog power supply input               | AVCC, AVSS   | –        | Power supply for the A/D converter.<br>Connect a capacitor between AVCC and AVSS.  |
| Reset input                             | $\overline{\text{RESET}}$  | I        | Input “L” on this pin resets the MCU.  |
| MODE                                    | MODE   | I        | Connect this pin to VCC via a resistor.  |
| XIN clock input                         | XIN  | I        | These pins are provided for XIN clock generation circuit I/O.<br>Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open. |
| XIN clock output                        | XOUT   | I/O      |  |
| XCIN clock input                        | XCIN   | I        | These pins are provided for XCIN clock generation circuit I/O.<br>Connect a crystal oscillator between the XCIN and XCOU pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOU pin open.                     |
| XCIN clock output                       | XCOU   | O        |  |
| $\overline{\text{INT}}$ interrupt input | $\overline{\text{INT0}}$ to $\overline{\text{INT4}}$                   | I        | $\overline{\text{INT}}$ interrupt input pins.<br>$\overline{\text{INT0}}$ is timer RB, RC and RD input pin.  |
| Key input interrupt                     | $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$                     | I        | Key input interrupt input pins   |
| Timer RA                                | TRAIO  | I/O      | Timer RA I/O pin   |
|   | TRAO   | O        | Timer RA output pin  |
| Timer RB                                | TRBO   | O        | Timer RB output pin  |
| Timer RC                                | TRCLK  | I        | External clock input pin   |
|   | TRCTRG   | I        | External trigger input pin   |
|   | TRCIOA, TRCIOB, TRCIOC, TRCIOD   | I/O      | Timer RC I/O pins  |
| Timer RD                                | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 | I/O      | Timer RD I/O pins  |
|   | TRDCLK   | I        | External clock input pin   |
| Timer RE                                | TREO   | O        | Divided clock output pin   |
| Serial interface                        | CLK0, CLK1, CLK2   | I/O      | Transfer clock I/O pins  |
|   | RXD0, RXD1, RXD2   | I        | Serial data input pins   |
|   | TXD0, TXD1, TXD2   | O        | Serial data output pins  |
|   | $\overline{\text{CTS2}}$   | I        | Transmission control input pin   |
|   | $\overline{\text{RTS2}}$   | O        | Reception control output pin   |
|   | SCL2   | I/O      | I <sup>2</sup> C mode clock I/O pin  |
| I <sup>2</sup> C bus                    | SDA2   | I/O      | I <sup>2</sup> C mode data I/O pin   |
|   | SCL  | I/O      | Clock I/O pin  |
| SSU                                     | SDA  | I/O      | Data I/O pin   |
|   | SSI  | I/O      | Data I/O pin   |
|   | $\overline{\text{SCS}}$  | I/O      | Chip-select signal I/O pin   |
|   | SSCK   | I/O      | Clock I/O pin  |
|   | SSO  | I/O      | Data I/O pin   |

I: Input      O: Output      I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

**Table 4.2 SFR Information (2) (1)**

| Address | Register  | Symbol        | After Reset |
|---------|---|---------------|-------------|
| 003Ah   | Voltage Monitor 2 Circuit Control Register                              | VW2C          | 1000010b    |
| 003Bh   |   |               |             |
| 003Ch   |   |               |             |
| 003Dh   |   |               |             |
| 003Eh   |   |               |             |
| 003Fh   |   |               |             |
| 0040h   |   |               |             |
| 0041h   | Flash Memory Ready Interrupt Control Register                           | FMRDYIC       | XXXXX000b   |
| 0042h   |   |               |             |
| 0043h   |   |               |             |
| 0044h   |   |               |             |
| 0045h   |   |               |             |
| 0046h   | INT4 Interrupt Control Register   | INT4IC        | XX00X000b   |
| 0047h   | Timer RC Interrupt Control Register                                     | TRCIC         | XXXXX000b   |
| 0048h   | Timer RD0 Interrupt Control Register                                    | TRD0IC        | XXXXX000b   |
| 0049h   | Timer RD1 Interrupt Control Register                                    | TRD1IC        | XXXXX000b   |
| 004Ah   | Timer RE Interrupt Control Register                                     | TREIC         | XXXXX000b   |
| 004Bh   | UART2 Transmit Interrupt Control Register                               | S2TIC         | XXXXX000b   |
| 004Ch   | UART2 Receive Interrupt Control Register                                | S2RIC         | XXXXX000b   |
| 004Dh   | Key Input Interrupt Control Register                                    | KUPIC         | XXXXX000b   |
| 004Eh   | A/D Conversion Interrupt Control Register                               | ADIC          | XXXXX000b   |
| 004Fh   | SSU Interrupt Control Register / IIC bus Interrupt Control Register (2) | SSUIC / IICIC | XXXXX000b   |
| 0050h   |   |               |             |
| 0051h   | UART0 Transmit Interrupt Control Register                               | S0TIC         | XXXXX000b   |
| 0052h   | UART0 Receive Interrupt Control Register                                | S0RIC         | XXXXX000b   |
| 0053h   | UART1 Transmit Interrupt Control Register                               | S1TIC         | XXXXX000b   |
| 0054h   | UART1 Receive Interrupt Control Register                                | S1RIC         | XXXXX000b   |
| 0055h   | INT2 Interrupt Control Register   | INT2IC        | XX00X000b   |
| 0056h   | Timer RA Interrupt Control Register                                     | TRAIC         | XXXXX000b   |
| 0057h   |   |               |             |
| 0058h   | Timer RB Interrupt Control Register                                     | TRBIC         | XXXXX000b   |
| 0059h   | INT1 Interrupt Control Register   | INT1IC        | XX00X000b   |
| 005Ah   | INT3 Interrupt Control Register   | INT3IC        | XX00X000b   |
| 005Bh   |   |               |             |
| 005Ch   |   |               |             |
| 005Dh   | INT0 Interrupt Control Register   | INT0IC        | XX00X000b   |
| 005Eh   | UART2 Bus Collision Detection Interrupt Control Register                | U2BCNIC       | XXXXX000b   |
| 005Fh   |   |               |             |
| 0060h   |   |               |             |
| 0061h   |   |               |             |
| 0062h   |   |               |             |
| 0063h   |   |               |             |
| 0064h   |   |               |             |
| 0065h   |   |               |             |
| 0066h   |   |               |             |
| 0067h   |   |               |             |
| 0068h   |   |               |             |
| 0069h   |   |               |             |
| 006Ah   |   |               |             |
| 006Bh   |   |               |             |
| 006Ch   |   |               |             |
| 006Dh   |   |               |             |
| 006Eh   |   |               |             |
| 006Fh   |   |               |             |
| 0070h   |   |               |             |
| 0071h   |   |               |             |
| 0072h   | Voltage Monitor 1/Comparator A1 Interrupt Control Register              | VCMP1IC       | XXXXX000b   |
| 0073h   | Voltage Monitor 2/Comparator A2 Interrupt Control Register              | VCMP2IC       | XXXXX000b   |
| 0074h   |   |               |             |
| 0075h   |   |               |             |
| 0076h   |   |               |             |
| 0077h   |   |               |             |
| 0078h   |   |               |             |
| 0079h   |   |               |             |
| 007Ah   |   |               |             |
| 007Bh   |   |               |             |
| 007Ch   |   |               |             |
| 007Dh   |   |               |             |
| 007Eh   |   |               |             |
| 007Fh   |   |               |             |

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUICSR register.

**Table 4.4 SFR Information (4) (1)**

| Address | Register                   | Symbol  | After Reset |
|---------|----------------------------|---------|-------------|
| 00C0h   | A/D Register 0             | AD0     | XXh         |
| 00C1h   |                            |         | 000000XXb   |
| 00C2h   | A/D Register 1             | AD1     | XXh         |
| 00C3h   |                            |         | 000000XXb   |
| 00C4h   | A/D Register 2             | AD2     | XXh         |
| 00C5h   |                            |         | 000000XXb   |
| 00C6h   | A/D Register 3             | AD3     | XXh         |
| 00C7h   |                            |         | 000000XXb   |
| 00C8h   | A/D Register 4             | AD4     | XXh         |
| 00C9h   |                            |         | 000000XXb   |
| 00CAh   | A/D Register 5             | AD5     | XXh         |
| 00CBh   |                            |         | 000000XXb   |
| 00CCh   | A/D Register 6             | AD6     | XXh         |
| 00CDh   |                            |         | 000000XXb   |
| 00CEh   | A/D Register 7             | AD7     | XXh         |
| 00CFh   |                            |         | 000000XXb   |
| 00D0h   |                            |         |             |
| 00D1h   |                            |         |             |
| 00D2h   |                            |         |             |
| 00D3h   |                            |         |             |
| 00D4h   | A/D Mode Register          | ADMOD   | 00h         |
| 00D5h   | A/D Input Select Register  | ADINSEL | 11000000b   |
| 00D6h   | A/D Control Register 0     | ADCON0  | 00h         |
| 00D7h   | A/D Control Register 1     | ADCON1  | 00h         |
| 00D8h   | D/A0 Register              | DA0     | 00h         |
| 00D9h   | D/A1 Register              | DA1     | 00h         |
| 00DAh   |                            |         |             |
| 00DBh   |                            |         |             |
| 00DCh   | D/A Control Register       | DACON   | 00h         |
| 00DDh   |                            |         |             |
| 00DEh   |                            |         |             |
| 00DFh   |                            |         |             |
| 00E0h   | Port P0 Register           | P0      | XXh         |
| 00E1h   | Port P1 Register           | P1      | XXh         |
| 00E2h   | Port P0 Direction Register | PD0     | 00h         |
| 00E3h   | Port P1 Direction Register | PD1     | 00h         |
| 00E4h   | Port P2 Register           | P2      | XXh         |
| 00E5h   | Port P3 Register           | P3      | XXh         |
| 00E6h   | Port P2 Direction Register | PD2     | 00h         |
| 00E7h   | Port P3 Direction Register | PD3     | 00h         |
| 00E8h   | Port P4 Register           | P4      | XXh         |
| 00E9h   |                            |         |             |
| 00EAh   | Port P4 Direction Register | PD4     | 00h         |
| 00EBh   |                            |         |             |
| 00ECh   | Port P6 Register           | P6      | XXh         |
| 00EDh   |                            |         |             |
| 00EEh   | Port P6 Direction Register | PD6     | 00h         |
| 00EFh   |                            |         |             |
| 00F0h   |                            |         |             |
| 00F1h   |                            |         |             |
| 00F2h   |                            |         |             |
| 00F3h   |                            |         |             |
| 00F4h   |                            |         |             |
| 00F5h   |                            |         |             |
| 00F6h   |                            |         |             |
| 00F7h   |                            |         |             |
| 00F8h   |                            |         |             |
| 00F9h   |                            |         |             |
| 00FAh   |                            |         |             |
| 00FBh   |                            |         |             |
| 00FCh   |                            |         |             |
| 00FDh   |                            |         |             |
| 00FEh   |                            |         |             |
| 00FFh   |                            |         |             |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.8 SFR Information (8) (1)**

| Address | Register                                  | Symbol | After Reset |
|---------|---|--------|-------------|
| 01C0h   | Address Match Interrupt Register 0        | RMAD0  | XXh         |
| 01C1h   |   |        | XXh         |
| 01C2h   |   |        | 0000XXXXb   |
| 01C3h   | Address Match Interrupt Enable Register 0 | AIER0  | 00h         |
| 01C4h   | Address Match Interrupt Register 1        | RMAD1  | XXh         |
| 01C5h   |   |        | XXh         |
| 01C6h   |   |        | 0000XXXXb   |
| 01C7h   | Address Match Interrupt Enable Register 1 | AIER1  | 00h         |
| 01C8h   |   |        |             |
| 01C9h   |   |        |             |
| 01CAh   |   |        |             |
| 01CBh   |   |        |             |
| 01CCh   |   |        |             |
| 01CDh   |   |        |             |
| 01CEh   |   |        |             |
| 01CFh   |   |        |             |
| 01D0h   |   |        |             |
| 01D1h   |   |        |             |
| 01D2h   |   |        |             |
| 01D3h   |   |        |             |
| 01D4h   |   |        |             |
| 01D5h   |   |        |             |
| 01D6h   |   |        |             |
| 01D7h   |   |        |             |
| 01D8h   |   |        |             |
| 01D9h   |   |        |             |
| 01DAh   |   |        |             |
| 01DBh   |   |        |             |
| 01DCh   |   |        |             |
| 01DDh   |   |        |             |
| 01DEh   |   |        |             |
| 01DFh   |   |        |             |
| 01E0h   | Pull-Up Control Register 0                | PUR0   | 00h         |
| 01E1h   | Pull-Up Control Register 1                | PUR1   | 00h         |
| 01E2h   |   |        |             |
| 01E3h   |   |        |             |
| 01E4h   |   |        |             |
| 01E5h   |   |        |             |
| 01E6h   |   |        |             |
| 01E7h   |   |        |             |
| 01E8h   |   |        |             |
| 01E9h   |   |        |             |
| 01EAh   |   |        |             |
| 01EBh   |   |        |             |
| 01ECh   |   |        |             |
| 01EDh   |   |        |             |
| 01EEh   |   |        |             |
| 01EFh   |   |        |             |
| 01F0h   | Port P1 Drive Capacity Control Register   | P1DRR  | 00h         |
| 01F1h   | Port P2 Drive Capacity Control Register   | P2DRR  | 00h         |
| 01F2h   | Drive Capacity Control Register 0         | DRR0   | 00h         |
| 01F3h   | Drive Capacity Control Register 1         | DRR1   | 00h         |
| 01F4h   |   |        |             |
| 01F5h   | Input Threshold Control Register 0        | VLT0   | 00h         |
| 01F6h   | Input Threshold Control Register 1        | VLT1   | 00h         |
| 01F7h   |   |        |             |
| 01F8h   | Comparator B Control Register 0           | INTCMP | 00h         |
| 01F9h   |   |        |             |
| 01FAh   | External Input Enable Register 0          | INTEN  | 00h         |
| 01FBh   | External Input Enable Register 1          | INTEN1 | 00h         |
| 01FCh   | INT Input Filter Select Register 0        | INTF   | 00h         |
| 01FDh   | INT Input Filter Select Register 1        | INTF1  | 00h         |
| 01FEh   | Key Input Enable Register 0               | KIEN   | 00h         |
| 01FFh   |   |        |             |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.9 SFR Information (9) (1)**

| Address | Register                 | Symbol | After Reset |
|---------|--------------------------|--------|-------------|
| 2C00h   | DTC Transfer Vector Area |        | XXh         |
| 2C01h   | DTC Transfer Vector Area |        | XXh         |
| 2C02h   | DTC Transfer Vector Area |        | XXh         |
| 2C03h   | DTC Transfer Vector Area |        | XXh         |
| 2C04h   | DTC Transfer Vector Area |        | XXh         |
| 2C05h   | DTC Transfer Vector Area |        | XXh         |
| 2C06h   | DTC Transfer Vector Area |        | XXh         |
| 2C07h   | DTC Transfer Vector Area |        | XXh         |
| 2C08h   | DTC Transfer Vector Area |        | XXh         |
| 2C09h   | DTC Transfer Vector Area |        | XXh         |
| 2C0Ah   | DTC Transfer Vector Area |        | XXh         |
| :       | DTC Transfer Vector Area |        | XXh         |
| :       | DTC Transfer Vector Area |        | XXh         |
| 2C3Ah   | DTC Transfer Vector Area |        | XXh         |
| 2C3Bh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Ch   | DTC Transfer Vector Area |        | XXh         |
| 2C3Dh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Eh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Fh   | DTC Transfer Vector Area |        | XXh         |
| 2C40h   | DTC Control Data 0       | DTCD0  | XXh         |
| 2C41h   |                          |        | XXh         |
| 2C42h   |                          |        | XXh         |
| 2C43h   |                          |        | XXh         |
| 2C44h   |                          |        | XXh         |
| 2C45h   |                          |        | XXh         |
| 2C46h   |                          |        | XXh         |
| 2C47h   |                          |        | XXh         |
| 2C48h   | DTC Control Data 1       | DTCD1  | XXh         |
| 2C49h   |                          |        | XXh         |
| 2C4Ah   |                          |        | XXh         |
| 2C4Bh   |                          |        | XXh         |
| 2C4Ch   |                          |        | XXh         |
| 2C4Dh   |                          |        | XXh         |
| 2C4Eh   |                          |        | XXh         |
| 2C4Fh   |                          |        | XXh         |
| 2C50h   | DTC Control Data 2       | DTCD2  | XXh         |
| 2C51h   |                          |        | XXh         |
| 2C52h   |                          |        | XXh         |
| 2C53h   |                          |        | XXh         |
| 2C54h   |                          |        | XXh         |
| 2C55h   |                          |        | XXh         |
| 2C56h   |                          |        | XXh         |
| 2C57h   |                          |        | XXh         |
| 2C58h   | DTC Control Data 3       | DTCD3  | XXh         |
| 2C59h   |                          |        | XXh         |
| 2C5Ah   |                          |        | XXh         |
| 2C5Bh   |                          |        | XXh         |
| 2C5Ch   |                          |        | XXh         |
| 2C5Dh   |                          |        | XXh         |
| 2C5Eh   |                          |        | XXh         |
| 2C5Fh   |                          |        | XXh         |
| 2C60h   | DTC Control Data 4       | DTCD4  | XXh         |
| 2C61h   |                          |        | XXh         |
| 2C62h   |                          |        | XXh         |
| 2C63h   |                          |        | XXh         |
| 2C64h   |                          |        | XXh         |
| 2C65h   |                          |        | XXh         |
| 2C66h   |                          |        | XXh         |
| 2C67h   |                          |        | XXh         |
| 2C68h   | DTC Control Data 5       | DTCD5  | XXh         |
| 2C69h   |                          |        | XXh         |
| 2C6Ah   |                          |        | XXh         |
| 2C6Bh   |                          |        | XXh         |
| 2C6Ch   |                          |        | XXh         |
| 2C6Dh   |                          |        | XXh         |
| 2C6Eh   |                          |        | XXh         |
| 2C6Fh   |                          |        | XXh         |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 5.2 Recommended Operating Conditions**

| Symbol                            | Parameter   |                                       | Conditions                                | Standard                                     |                                 |                      | Unit            |                      |                     |
|-----------------------------------|---|---------------------------------------|---|--|---------------------------------|----------------------|-----------------|----------------------|---------------------|
|                                   |   |                                       |   | Min.   | Typ.                            | Max.                 |                 |                      |                     |
| V <sub>CC</sub> /AV <sub>CC</sub> | Supply voltage  |                                       |   | 1.8  | –                               | 5.5                  | V               |                      |                     |
| V <sub>SS</sub> /AV <sub>SS</sub> | Supply voltage  |                                       |   | –  | 0                               | –                    | V               |                      |                     |
| V <sub>IH</sub>                   | Input “H” voltage   | Other than CMOS input                 |   |  | 0.8 V <sub>CC</sub>             | –                    | V <sub>CC</sub> | V                    |                     |
|                                   |   | CMOS input                            | Input level switching function (I/O port) | Input level selection : 0.35 V <sub>CC</sub> | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0.5 V <sub>CC</sub>  | –               | V <sub>CC</sub>      | V                   |
|                                   |   |                                       |   |  | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0.55 V <sub>CC</sub> | –               | V <sub>CC</sub>      | V                   |
|                                   |   |                                       |   |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V | 0.65 V <sub>CC</sub> | –               | V <sub>CC</sub>      | V                   |
|                                   |   |                                       |   | Input level selection : 0.5 V <sub>CC</sub>  | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0.65 V <sub>CC</sub> | –               | V <sub>CC</sub>      | V                   |
|                                   |   |                                       |   |  | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0.7 V <sub>CC</sub>  | –               | V <sub>CC</sub>      | V                   |
|                                   |   |                                       |   |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V | 0.8 V <sub>CC</sub>  | –               | V <sub>CC</sub>      | V                   |
|                                   |   |                                       |   | Input level selection : 0.7 V <sub>CC</sub>  | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0.85 V <sub>CC</sub> | –               | V <sub>CC</sub>      | V                   |
|                                   |   |                                       |   |  | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0.85 V <sub>CC</sub> | –               | V <sub>CC</sub>      | V                   |
|                                   |   |                                       |   |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V | 0.85 V <sub>CC</sub> | –               | V <sub>CC</sub>      | V                   |
|                                   |   | External clock input (XOUT)           |   |  | 1.2                             | –                    | V <sub>CC</sub> | V                    |                     |
|                                   |   | V <sub>IL</sub>                       | Input “L” voltage                         | Other than CMOS input                        |                                 |                      | 0               | –                    | 0.2 V <sub>CC</sub> |
| CMOS input                        | Input level switching function (I/O port)                             |                                       |   | Input level selection : 0.35 V <sub>CC</sub> | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0                    | –               | 0.2 V <sub>CC</sub>  | V                   |
|                                   |   |                                       |   |  | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0                    | –               | 0.2 V <sub>CC</sub>  | V                   |
|                                   |   |                                       |   |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V | 0                    | –               | 0.2 V <sub>CC</sub>  | V                   |
|                                   |   |                                       |   | Input level selection : 0.5 V <sub>CC</sub>  | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0                    | –               | 0.4 V <sub>CC</sub>  | V                   |
|                                   |   |                                       |   |  | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0                    | –               | 0.3 V <sub>CC</sub>  | V                   |
|                                   |   |                                       |   |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V | 0                    | –               | 0.2 V <sub>CC</sub>  | V                   |
|                                   |   |                                       |   | Input level selection : 0.7 V <sub>CC</sub>  | 4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V | 0                    | –               | 0.55 V <sub>CC</sub> | V                   |
|                                   |   |                                       |   |  | 2.7 V ≤ V <sub>CC</sub> < 4.0 V | 0                    | –               | 0.45 V <sub>CC</sub> | V                   |
|                                   |   |                                       |   |  | 1.8 V ≤ V <sub>CC</sub> < 2.7 V | 0                    | –               | 0.35 V <sub>CC</sub> | V                   |
| External clock input (XOUT)       |   |                                       |   |  | 0                               | –                    | 0.4             | V                    |                     |
| I <sub>OH(sum)</sub>              | Peak sum output “H” current   |                                       |   | Sum of all pins I <sub>OH(peak)</sub>        |                                 | –                    | –               | –160                 | mA                  |
| I <sub>OH(sum)</sub>              | Average sum output “H” current  | Sum of all pins I <sub>OH(avg)</sub>  |   | –  | –                               | –80                  | mA              |                      |                     |
| I <sub>OH(peak)</sub>             | Peak output “H” current   | Drive capacity Low                    |   | –  | –                               | –10                  | mA              |                      |                     |
|                                   |   | Drive capacity High                   |   | –  | –                               | –40                  | mA              |                      |                     |
| I <sub>OH(avg)</sub>              | Average output “H” current  | Drive capacity Low                    |   | –  | –                               | –5                   | mA              |                      |                     |
|                                   |   | Drive capacity High                   |   | –  | –                               | –20                  | mA              |                      |                     |
| I <sub>OL(sum)</sub>              | Peak sum output “L” current   | Sum of all pins I <sub>OL(peak)</sub> |   | –  | –                               | 160                  | mA              |                      |                     |
| I <sub>OL(sum)</sub>              | Average sum output “L” current  | Sum of all pins I <sub>OL(avg)</sub>  |   | –  | –                               | 80                   | mA              |                      |                     |
| I <sub>OL(peak)</sub>             | Peak output “L” current   | Drive capacity Low                    |   | –  | –                               | 10                   | mA              |                      |                     |
|                                   |   | Drive capacity High                   |   | –  | –                               | 40                   | mA              |                      |                     |
| I <sub>OL(avg)</sub>              | Average output “L” current  | Drive capacity Low                    |   | –  | –                               | 5                    | mA              |                      |                     |
|                                   |   | Drive capacity High                   |   | –  | –                               | 20                   | mA              |                      |                     |
| f <sub>(XIN)</sub>                | XIN clock input oscillation frequency                                 | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V       |   | –  | –                               | 20                   | MHz             |                      |                     |
|                                   |   | 1.8 V ≤ V <sub>CC</sub> < 2.7 V       |   | –  | –                               | 5                    | MHz             |                      |                     |
| f <sub>(XCIN)</sub>               | XCIN clock input oscillation frequency                                | 1.8 V ≤ V <sub>CC</sub> ≤ 5.5 V       |   | –  | 32.768                          | 50                   | kHz             |                      |                     |
| f <sub>OCO40M</sub>               | When used as the count source for timer RC or timer RD <sup>(3)</sup> | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V       |   | 32   | –                               | 40                   | MHz             |                      |                     |
| f <sub>OCO-F</sub>                | f <sub>OCO-F</sub> frequency  | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V       |   | –  | –                               | 20                   | MHz             |                      |                     |
|                                   |   | 1.8 V ≤ V <sub>CC</sub> < 2.7 V       |   | –  | –                               | 5                    | MHz             |                      |                     |
| –                                 | System clock frequency  | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V       |   | –  | –                               | 20                   | MHz             |                      |                     |
|                                   |   | 1.8 V ≤ V <sub>CC</sub> < 2.7 V       |   | –  | –                               | 5                    | MHz             |                      |                     |
| f <sub>(CLK)</sub>                | CPU clock frequency   | 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V       |   | –  | –                               | 20                   | MHz             |                      |                     |
|                                   |   | 1.8 V ≤ V <sub>CC</sub> < 2.7 V       |   | –  | –                               | 5                    | MHz             |                      |                     |

## Notes:

1. V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.
3. f<sub>OCO40M</sub> can be used as the count source for timer RC or timer RD in the range of V<sub>CC</sub> = 2.7 V to 5.5V.




Figure 5.1 Ports P0 to P4, P6 Timing Measurement Circuit

**Table 5.4 D/A Converter Characteristics**

| Symbol     | Parameter                     | Condition | Standard |      |      | Unit      |
|------------|-------------------------------|-----------|----------|------|------|-----------|
|            |                               |           | Min.     | Typ. | Max. |           |
| –          | Resolution                    |           | –        | –    | 8    | Bit       |
| –          | Absolute accuracy             |           | –        | –    | 2.5  | LSB       |
| $t_{su}$   | Setup time                    |           | –        | –    | 3    | $\mu s$   |
| $R_o$      | Output resistor               |           | –        | 6    | –    | $k\Omega$ |
| $I_{Vref}$ | Reference power input current | (Note 2)  | –        | –    | 1.5  | mA        |

Notes:

- $V_{CC}/AV_{CC} = V_{ref} = 2.7$  to  $5.5$  V and  $T_{opr} = -20$  to  $85^\circ C$  (N version) /  $-40$  to  $85^\circ C$  (D version), unless otherwise specified.
- This applies when one D/A converter is used and the value of the  $DA_i$  register ( $i = 0$  or  $1$ ) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

**Table 5.5 Comparator A Electrical Characteristics**

| Symbol            | Parameter                                   | Condition                                  | Standard |      |                | Unit    |
|-------------------|---|--|----------|------|----------------|---------|
|                   |   |  | Min.     | Typ. | Max.           |         |
| LVREF             | External reference voltage input range      |  | 1.4      | –    | $V_{CC}$       | V       |
| LVCMP1,<br>LVCMP2 | External comparison voltage input range     |  | –0.3     | –    | $V_{CC} + 0.3$ | V       |
| –                 | Offset                                      |  | –        | 50   | 200            | mV      |
| –                 | Comparator output delay time <sup>(2)</sup> | At falling, $V_i = V_{ref} - 100$ mV       | –        | 3    | –              | $\mu s$ |
|                   |   | At falling, $V_i = V_{ref} - 1$ V or below | –        | 1.5  | –              | $\mu s$ |
|                   |   | At rising, $V_i = V_{ref} + 100$ mV        | –        | 2    | –              | $\mu s$ |
|                   |   | At rising, $V_i = V_{ref} + 1$ V or above  | –        | 0.5  | –              | $\mu s$ |
| –                 | Comparator operating current                | $V_{CC} = 5.0$ V                           | –        | 0.5  | –              | $\mu A$ |

Notes:

- $V_{CC} = 2.7$  to  $5.5$  V,  $T_{opr} = -20$  to  $85^\circ C$  (N version) /  $-40$  to  $85^\circ C$  (D version), unless otherwise specified.
- When the digital filter is disabled.

**Table 5.6 Comparator B Electrical Characteristics**

| Symbol    | Parameter                                   | Condition                  | Standard |      |                | Unit    |
|-----------|---|----------------------------|----------|------|----------------|---------|
|           |   |                            | Min.     | Typ. | Max.           |         |
| $V_{ref}$ | IVREF1, IVREF3 input reference voltage      |                            | 0        | –    | $V_{CC} - 1.4$ | V       |
| $V_i$     | IVCMP1, IVCMP3 input voltage                |                            | –0.3     | –    | $V_{CC} + 0.3$ | V       |
| –         | Offset                                      |                            | –        | 5    | 100            | mV      |
| $t_d$     | Comparator output delay time <sup>(2)</sup> | $V_i = V_{ref} \pm 100$ mV | –        | 0.1  | –              | $\mu s$ |
| ICMP      | Comparator operating current                | $V_{CC} = 5.0$ V           | –        | 17.5 | –              | $\mu A$ |

Notes:


- $V_{CC} = 2.7$  to  $5.5$  V,  $T_{opr} = -20$  to  $85^\circ C$  (N version) /  $-40$  to  $85^\circ C$  (D version), unless otherwise specified.
- When the digital filter is disabled.

**Table 5.8 Flash Memory (Data flash Block A to Block D) Electrical Characteristics**

| Symbol                        | Parameter   | Conditions                  | Standard              |      |                           | Unit  |
|-------------------------------|---|-----------------------------|-----------------------|------|---------------------------|-------|
|                               |   |                             | Min.                  | Typ. | Max.                      |       |
| –                             | Program/erase endurance <sup>(2)</sup>                              |                             | 10,000 <sup>(3)</sup> | –    | –                         | times |
| –                             | Byte program time<br>(program/erase endurance ≤ 1,000 times)        |                             | –                     | 160  | 1,500                     | μs    |
| –                             | Byte program time<br>(program/erase endurance > 1,000 times)        |                             | –                     | 300  | 1,500                     | μs    |
| –                             | Block erase time<br>(program/erase endurance ≤ 1,000 times)         |                             | –                     | 0.2  | 1                         | s     |
| –                             | Block erase time<br>(program/erase endurance > 1,000 times)         |                             | –                     | 0.3  | 1                         | s     |
| t <sub>d</sub> (SR-SUS)       | Time delay from suspend request until suspend                       |                             | –                     | –    | 5+CPU clock<br>× 3 cycles | ms    |
| –                             | Interval from erase start/restart until following suspend request   |                             | 0                     | –    | –                         | μs    |
| –                             | Time from suspend until erase restart                               |                             | –                     | –    | 30+CPU clock<br>× 1 cycle | μs    |
| t <sub>d</sub> (CMDRST-READY) | Time from when command is forcibly stopped until reading is enabled |                             | –                     | –    | 30+CPU clock<br>× 1 cycle | μs    |
| –                             | Program, erase voltage  |                             | 2.7                   | –    | 5.5                       | V     |
| –                             | Read voltage  |                             | 1.8                   | –    | 5.5                       | V     |
| –                             | Program, erase temperature  |                             | –20 <sup>(7)</sup>    | –    | 85                        | °C    |
| –                             | Data hold time <sup>(8)</sup>                                       | Ambient temperature = 55 °C | 20                    | –    | –                         | year  |

**Notes:**

- V<sub>CC</sub> = 2.7 to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
- Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 40°C for D version.
- The data hold time includes time that the power supply is off or the clock is not supplied.


**Figure 5.2 Time delay until Suspend**

**Timing Requirements**

(Unless Otherwise Specified:  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{op} = 25^{\circ}\text{C}$ )

**Table 5.20 External Clock Input (XOUT, XCIN)**


| Symbol         | Parameter             | Standard |      | Unit          |
|----------------|-----------------------|----------|------|---------------|
|                |                       | Min.     | Max. |               |
| $t_{c(XOUT)}$  | XOUT input cycle time | 50       | –    | ns            |
| $t_{WH(XOUT)}$ | XOUT input “H” width  | 24       | –    | ns            |
| $t_{WL(XOUT)}$ | XOUT input “L” width  | 24       | –    | ns            |
| $t_{c(XCIN)}$  | XCIN input cycle time | 14       | –    | $\mu\text{s}$ |
| $t_{WH(XCIN)}$ | XCIN input “H” width  | 7        | –    | $\mu\text{s}$ |
| $t_{WL(XCIN)}$ | XCIN input “L” width  | 7        | –    | $\mu\text{s}$ |



**Figure 5.8 External Clock Input Timing Diagram when  $V_{CC} = 5\text{ V}$**

**Table 5.21 TRAIO Input**

| Symbol          | Parameter              | Standard |      | Unit |
|-----------------|------------------------|----------|------|------|
|                 |                        | Min.     | Max. |      |
| $t_{c(TRAIO)}$  | TRAIO input cycle time | 100      | –    | ns   |
| $t_{WH(TRAIO)}$ | TRAIO input “H” width  | 40       | –    | ns   |
| $t_{WL(TRAIO)}$ | TRAIO input “L” width  | 40       | –    | ns   |



**Figure 5.9 TRAIO Input Timing Diagram when  $V_{CC} = 5\text{ V}$**


**Table 5.22 Serial Interface**

| Symbol        | Parameter              | Standard                        |      | Unit |    |    |
|---------------|------------------------|---------------------------------|------|------|----|----|
|               |                        | Min.                            | Max. |      |    |    |
| $t_{c(CK)}$   | CLKi input cycle time  | When external clock is selected |      | 200  | –  | ns |
| $t_{w(CKH)}$  | CLKi input “H” width   | 100                             | –    | ns   |    |    |
| $t_{w(CKL)}$  | CLKi input “L” width   | 100                             | –    | ns   |    |    |
| $t_{d(C-Q)}$  | TXDi output delay time | –                               | 90   | ns   |    |    |
| $t_{h(C-Q)}$  | TXDi hold time         | 0                               | –    | ns   |    |    |
| $t_{su(D-C)}$ | RXDi input setup time  | 10                              | –    | ns   |    |    |
| $t_{h(C-D)}$  | RXDi input hold time   | 90                              | –    | ns   |    |    |
| $t_{d(C-Q)}$  | TXDi output delay time | When internal clock is selected |      | –    | 10 | ns |
| $t_{su(D-C)}$ | RXDi input setup time  | 90                              | –    | ns   |    |    |
| $t_{h(C-D)}$  | RXDi input hold time   | 90                              | –    | ns   |    |    |

i = 0 to 2

Note:

1.  $V_{cc} = 5\text{ V}$  and  $T_{opr} = -20\text{ to }85\text{ }^{\circ}\text{C}$  (N version)/ $-40\text{ to }85\text{ }^{\circ}\text{C}$  (D version), unless otherwise specified.




**Figure 5.10 Serial Interface Timing Diagram when  $V_{cc} = 5\text{ V}$**

**Table 5.23 External Interrupt  $\overline{INT}_i$  (i = 0 to 4) Input, Key Input Interrupt  $\overline{K}_i$  (i = 0 to 3)**

| Symbol       | Parameter  | Standard |      | Unit |
|--------------|--|----------|------|------|
|              |  | Min.     | Max. |      |
| $t_{w(INH)}$ | $\overline{INT}_i$ input “H” width, $\overline{K}_i$ input “H” width | 250 (1)  | –    | ns   |
| $t_{w(INL)}$ | $\overline{INT}_i$ input “L” width, $\overline{K}_i$ input “L” width | 250 (2)  | –    | ns   |

Notes:

1. When selecting the digital filter by the  $\overline{INT}_i$  input filter select bit, use an  $\overline{INT}_i$  input HIGH width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INT}_i$  input filter select bit, use an  $\overline{INT}_i$  input LOW width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.



**Figure 5.11 Input Timing Diagram for External Interrupt  $\overline{INT}_i$  and Key Input Interrupt  $\overline{K}_i$  when  $V_{cc} = 5\text{ V}$**

**Table 5.24 Electrical Characteristics (3) [2.7 V ≤ Vcc < 4.2 V]**

| Symbol    | Parameter           |  | Condition             |               | Standard  |      |      | Unit |
|-----------|---------------------|--|-----------------------|---------------|-----------|------|------|------|
|           |                     |  |                       |               | Min.      | Typ. | Max. |      |
| VOH       | Output "H" voltage  | Other than XOUT  | Drive capacity High   | IOH = -5 mA   | Vcc - 0.5 | -    | Vcc  | V    |
|           |                     |  | Drive capacity Low    | IOH = -1 mA   | Vcc - 0.5 | -    | Vcc  | V    |
|           |                     | XOUT   |                       | IOH = -200 μA | 1.0       | -    | Vcc  | V    |
| VOL       | Output "L" voltage  | Other than XOUT  | Drive capacity High   | IOL = 5 mA    | -         | -    | 0.5  | V    |
|           |                     |  | Drive capacity Low    | IOL = 1 mA    | -         | -    | 0.5  | V    |
|           |                     | XOUT   |                       | IOL = 200 μA  | -         | -    | 0.5  | V    |
| VT+ - VT- | Hysteresis          | INT0, INT1, INT2,<br>INT3, INT4,<br>KI0, KI1, KI2, KI3,<br>TRAIO, TRCIOA,<br>TRCIOB, TRCIOC,<br>TRCIOD, TRDIOA0,<br>TRDIOB0,<br>TRDIOC0,<br>TRDIOD0,<br>TRDIOA1,<br>TRDIOB1,<br>TRDIOC1,<br>TRDIOD1,<br>TRCTRG, TRCCLK,<br>ADTRG,<br>RXD0, RXD1,<br>RXD2, CLK0,<br>CLK1, CLK2, SSI,<br>SCL, SDA, SSO | Vcc = 3.0 V           |               | 0.1       | 0.4  | -    | V    |
|           |                     | RESET  | Vcc = 3.0 V           |               | 0.1       | 0.5  | -    | V    |
| IiH       | Input "H" current   |  | VI = 3 V, Vcc = 3.0 V |               | -         | -    | 4.0  | μA   |
| IiL       | Input "L" current   |  | VI = 0 V, Vcc = 3.0 V |               | -         | -    | -4.0 | μA   |
| RPULLUP   | Pull-up resistance  |  | VI = 0 V, Vcc = 3.0 V |               | 42        | 84   | 168  | kΩ   |
| RfXIN     | Feedback resistance | XIN  |                       |               | -         | 0.3  | -    | MΩ   |
| RfXCIN    | Feedback resistance | XCIN   |                       |               | -         | 8    | -    | MΩ   |
| VRAM      | RAM hold voltage    |  | During stop mode      |               | 1.8       | -    | -    | V    |

Note:


- 2.7 V ≤ Vcc < 4.2 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

**Timing Requirements**

(Unless Otherwise Specified:  $V_{CC} = 3\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{op} = 25^{\circ}\text{C}$ )

**Table 5.26 External Clock Input (XOUT, XCIN)**


| Symbol         | Parameter             | Standard |      | Unit          |
|----------------|-----------------------|----------|------|---------------|
|                |                       | Min.     | Max. |               |
| $t_{c(XOUT)}$  | XOUT input cycle time | 50       | –    | ns            |
| $t_{WH(XOUT)}$ | XOUT input “H” width  | 24       | –    | ns            |
| $t_{WL(XOUT)}$ | XOUT input “L” width  | 24       | –    | ns            |
| $t_{c(XCIN)}$  | XCIN input cycle time | 14       | –    | $\mu\text{s}$ |
| $t_{WH(XCIN)}$ | XCIN input “H” width  | 7        | –    | $\mu\text{s}$ |
| $t_{WL(XCIN)}$ | XCIN input “L” width  | 7        | –    | $\mu\text{s}$ |



**Figure 5.12 External Clock Input Timing Diagram when  $V_{CC} = 3\text{ V}$**

**Table 5.27 TRAI0 Input**

| Symbol          | Parameter              | Standard |      | Unit |
|-----------------|------------------------|----------|------|------|
|                 |                        | Min.     | Max. |      |
| $t_{c(TRAIO)}$  | TRAIO input cycle time | 300      | –    | ns   |
| $t_{WH(TRAIO)}$ | TRAIO input “H” width  | 120      | –    | ns   |
| $t_{WL(TRAIO)}$ | TRAIO input “L” width  | 120      | –    | ns   |



**Figure 5.13 TRAI0 Input Timing Diagram when  $V_{CC} = 3\text{ V}$**


**Table 5.28 Serial Interface**

| Symbol        | Parameter              | Standard                        |      | Unit |    |    |
|---------------|------------------------|---------------------------------|------|------|----|----|
|               |                        | Min.                            | Max. |      |    |    |
| $t_{c(CK)}$   | CLKi input cycle time  | When external clock is selected |      | 300  | –  | ns |
| $t_{w(CKH)}$  | CLKi input “H” width   | 150                             | –    | ns   |    |    |
| $t_{w(CKL)}$  | CLKi Input “L” width   | 150                             | –    | ns   |    |    |
| $t_{d(C-Q)}$  | TXDi output delay time | –                               | 120  | ns   |    |    |
| $t_h(C-Q)$    | TXDi hold time         | 0                               | –    | ns   |    |    |
| $t_{su(D-C)}$ | RXDi input setup time  | 30                              | –    | ns   |    |    |
| $t_h(C-D)$    | RXDi input hold time   | 90                              | –    | ns   |    |    |
| $t_{d(C-Q)}$  | TXDi output delay time | When internal clock is selected |      | –    | 30 | ns |
| $t_{su(D-C)}$ | RXDi input setup time  | 120                             | –    | ns   |    |    |
| $t_h(C-D)$    | RXDi input hold time   | 90                              | –    | ns   |    |    |

$i = 0$  to  $2$

Note:

- $V_{cc} = 3\text{ V}$  and  $T_{opr} = -20$  to  $85\text{ }^\circ\text{C}$  (N version)/ $-40$  to  $85\text{ }^\circ\text{C}$  (D version), unless otherwise specified.




**Figure 5.14 Serial Interface Timing Diagram when  $V_{cc} = 3\text{ V}$**

**Table 5.29 External Interrupt  $\overline{INTi}$  ( $i = 0$  to  $4$ ) Input, Key Input Interrupt  $\overline{Kli}$  ( $i = 0$  to  $3$ )**

| Symbol       | Parameter   | Standard |      | Unit |
|--------------|---|----------|------|------|
|              |   | Min.     | Max. |      |
| $t_{w(INH)}$ | $\overline{INTi}$ input “H” width, $\overline{Kli}$ input “H” width | 380 (1)  | –    | ns   |
| $t_{w(INL)}$ | $\overline{INTi}$ input “L” width, $\overline{Kli}$ input “L” width | 380 (2)  | –    | ns   |

Notes:


- When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency  $\times 3$ ) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency  $\times 3$ ) or the minimum value of standard, whichever is greater.




**Figure 5.15 Input Timing Diagram for External Interrupt  $\overline{INTi}$  and Key Input Interrupt  $\overline{Kli}$  when  $V_{cc} = 3\text{ V}$**

**Timing Requirements**(Unless Otherwise Specified:  $V_{CC} = 2.2\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{opr} = 25^{\circ}\text{C}$ )**Table 5.32 External Clock Input (XOUT, XCIN)**

| Symbol         | Parameter             | Standard |      | Unit          |
|----------------|-----------------------|----------|------|---------------|
|                |                       | Min.     | Max. |               |
| $t_{c(XOUT)}$  | XOUT input cycle time | 200      | –    | ns            |
| $t_{WH(XOUT)}$ | XOUT input “H” width  | 90       | –    | ns            |
| $t_{WL(XOUT)}$ | XOUT input “L” width  | 90       | –    | ns            |
| $t_{c(XCIN)}$  | XCIN input cycle time | 14       | –    | $\mu\text{s}$ |
| $t_{WH(XCIN)}$ | XCIN input “H” width  | 7        | –    | $\mu\text{s}$ |
| $t_{WL(XCIN)}$ | XCIN input “L” width  | 7        | –    | $\mu\text{s}$ |

**Figure 5.16 External Clock Input Timing Diagram when  $V_{CC} = 2.2\text{ V}$** **Table 5.33 TRAIO Input**

| Symbol          | Parameter              | Standard |      | Unit |
|-----------------|------------------------|----------|------|------|
|                 |                        | Min.     | Max. |      |
| $t_{c(TRAIO)}$  | TRAIO input cycle time | 500      | –    | ns   |
| $t_{WH(TRAIO)}$ | TRAIO input “H” width  | 200      | –    | ns   |
| $t_{WL(TRAIO)}$ | TRAIO input “L” width  | 200      | –    | ns   |

**Figure 5.17 TRAIO Input Timing Diagram when  $V_{CC} = 2.2\text{ V}$**