

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product StatusActiveCore ProcessorH85/2000Core Size16-BitSpeed25MHzConnectivitySCI, SmartCardPeriperalsDMA, POR, PWM, WDTNumber of I/O106Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size-Nutber of V/Cor/VdOI3V ~ 3.6VPotage Supply (Vcc/VdI)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOperating Temperature-20°C ~ 75°C (TA)Mounting Type144-BFQFPSupplier Device Package144-QFP (2020)Purchase URLhttps://www.exfl.com/product-detail/renesa-electronics-america/df233bt/c25v		
Core Size16-BitSpeed25MHzConnectivitySCI, SmartCardPeripheralsDMA, POR, PWM, WDTNumber of I/O106Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-GFP (20x20)	Product Status	Active
Speed25MHzConnectivitySCI, SmartCardPeripheralsDMA, POR, PWM, WDTNumber of I/O106Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-PFP (20x20)	Core Processor	H8S/2000
ConnectivitySCI, SmartCardPeripheralsDMA, POR, PWM, WDTNumber of I/O106Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-0FP (20x20)	Core Size	16-Bit
PeripheralsDMA, POR, PWM, WDTNumber of I/O106Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-BFQFPSupplier Device Package144-QFP (20x20)	Speed	25MHz
Number of I/O106Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-0FP (20x20)	Connectivity	SCI, SmartCard
Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-BFQFPSupplier Device Package144-QFP (20x20)	Peripherals	DMA, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-BFQFPSupplier Device Package144-QFP (20x20)	Number of I/O	106
EEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-BFQFPSupplier Device Package144-QFP (20x20)	Program Memory Size	256KB (256K x 8)
RAM Size8K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-BFQFPSupplier Device Package144-QFP (20x20)	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-BFQFPSupplier Device Package144-QFP (20x20)	EEPROM Size	-
Data ConvertersA/D 12x10b; D/A 4x8bOscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-BFQFPSupplier Device Package144-QFP (20x20)	RAM Size	8K x 8
Oscillator TypeInternalOperating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-BFQFPSupplier Device Package144-QFP (20x20)	Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Operating Temperature-20°C ~ 75°C (TA)Mounting TypeSurface MountPackage / Case144-BFQFPSupplier Device Package144-QFP (20x20)	Data Converters	A/D 12x10b; D/A 4x8b
Mounting TypeSurface MountPackage / Case144-BFQFPSupplier Device Package144-QFP (20x20)	Oscillator Type	Internal
Package / Case 144-BFQFP Supplier Device Package 144-QFP (20x20)	Operating Temperature	-20°C ~ 75°C (TA)
Supplier Device Package 144-QFP (20x20)	Mounting Type	Surface Mount
	Package / Case	144-BFQFP
Purchase URL https://www.e-xfl.com/product-detail/renesas-electronics-america/df2338vfc25v	Supplier Device Package	144-QFP (20x20)
	Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2338vfc25v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Item	Page	Revision (See	Manual for De	tails)					
19.13.1 Features	789	Description am	ended						
		Reprogram	ming capability						
		The flash mem	ory can be repro	ogramr	ned n	nin. 100) time	es.	
22.2.6 Flash Memory	910	Table 22.21 an	nended						
Characteristics		Item		Symbol	Min	Тур	Max	Unit	
Table 22.21 Flash		Erase time ^{*1*3*6}		t _E	_	50	1000	ms/block	
Memory Characteristics		Reprogramming count		N _{WEC}	100 ^{*7}	10000 ^{*8}	-	Times	
		Data retention time ^{*9}		t _{DRP}	10	_	_	Years	
			Wait time after SWE bit setting ^{*1}	x	1	-	_ 	μs	
	911	Notes 7 to 9 added							
		Notes: 7. Minimum number of times for which all characteristics are guaranteed after rewriting (Guarantee range is 1 to minimum value).							
			erence value for uld normally fun		•	•		ewriting	
		 Data retention characteristic when rewriting is performed within the specification range, including the minimum value. 							
D.1 Port States in	1207	Note *1 delete	d						
Each Mode		(Before) $\overline{\text{WDTOVF}}^{*1} \rightarrow (\text{After}) \overline{\text{WDTOVF}}$							
Table D.1 I/O Port States in Each	1208	Note 1 shown below deleted							
Processing State			VDTOVF pin fur version.	nction o	canno	t be us	ed in	the F-	

Table 8.3DTC Functions

			Addres	s Registers
Tr	ansfer Mode	Activation Source	Transfer Source	Transfer Destination
•	Normal mode	• IRQ	24 bits	24 bits
	 One transfer request transfers one byte or one word 	TPU TGI8-bit timer CMI		
	 Memory addresses are incremented or decremented by 1 or 2 	SCI TXI or RXIA/D converter		
	 Up to 65,536 transfers possible 	ADI		
٠	Repeat mode	DMAC DEND		
	 One transfer request transfers one byte or one word 	Software		
	 Memory addresses are incremented or decremented by 1 or 2 			
	 After the specified number of transfers (1 to 256), the initial state resumes and operation continues 			
•	Block transfer mode			
	 One transfer request transfers a block of the specified size 			
	 Block size is from 1 to 256 bytes or words 			
	 Up to 65,536 transfers possible 			
_	 A block area can be designated at either the source or destination 			

9.6.2 Register Configuration

Table 9.9 shows the port 5 register configuration. Bits 7 to 4 of port 5 are input ports, and have no data direction register or data register.

Table 9.9Port 5 Registers

Name	Abbreviation	R/W	Initial Value	Address ^{*1}
Port 5 data direction register	P5DDR	W	H'0 ^{*2}	H'FEB4
Port 5 data register	P5DR	R/W	H'0 ^{*2}	H'FF64
Port 5 register	PORT5	R	Undefined	H'FF54
Port function control register 2	PFCR2	R/W	H'30	H'FFAC
System control register	SYSCR	R/W	H'01	H'FF39

Notes: 1. Lower 16 bits of the address.

2. Value of bits 3 to 0.

Port 5 Data Direction Register (P5DDR)

Bit	:	7	6	5	4	3	2	1	0
		—	_	—	—	P53DDR	P52DDR	P51DDR	P50DDR
Initial va	alue :	Undefined	Undefined	Undefined	Undefined	0	0	0	0
R/W	:	_	_	_	_	W	W	W	W

P5DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 5. Bits 7 to 4 are reserved. P5DDR cannot be read; if it is, an undefined value will be read.

Setting a P5DDR bit to 1 makes the corresponding port 5 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

P5DDR is initialized to H'0 (bits 3 to 0) by a reset, and in hardware standby mode. It retains its prior state in software standby mode. As the SCI is initialized, the pin states are determined by the P5DDR and P5DR specifications.

9.10.3 Pin Functions

Port 9 pins also function as interrupt input pins (\overline{IRQ}_2 , \overline{IRQ}_3 , \overline{IRQ}_4 , \overline{IRQ}_5 , \overline{IRQ}_6 , and \overline{IRQ}_7). Port 9 pin functions are shown in table 9.18.

Table 9.18 Port 9 Pin Functions

Selection Method an	d Pin Functions							
The pin function is switched as shown below according to the combination of bits P97DDR and IRQPAS.								
P97DDR	0	1						
Pin function	P97 input pin	P97 output pin						
	IRQ ₇ interru	pt input pin [*]						
Note: * IRQ7 input whe	en IRQPAS = 0.							
		ding to the combination of						
P96DDR	0	1						
Pin function	P9 ₆ input pin	P96 output pin						
IRQ ₆ interrupt input pin*								
Note: $* \overline{IRQ}_6$ input when IRQPAS = 0.								
	vitched as shown below according to the combination of QPAS.							
P95DDR	0	1						
Pin function	P9₅ input pin	P9₅ output pin						
	IRQ₅ interrupt input pin*							
Note: * IRQ5 input whe	Note: * IRQ₅ input when IRQPAS = 0.							
•	The pin function is switched as shown below according to the combination bits P94DDR and IRQPAS.							
P94DDR	0	1						
Pin function	P9₄ input pin	P9₄ output pin						
	IRQ₄ interrupt input pin*							
Note: * IRQ ₄ input whe	en IRQPAS = 0.							
	The pin function is sw bits P97DDR and IRG P97DDR Pin function Note: * IRQ7 input wh The pin function is sw bits P96DDR and IRG P96DDR Pin function Note: * IRQ6 input wh The pin function is sw bits P95DDR and IRG P95DDR Pin function Note: * IRQ5 input wh The pin function is sw bits P95DDR Pin function Note: * IRQ5 input wh The pin function is sw bits P94DDR Pin function P94DDR Pin function	bits P97DDR and IRQPAS.P97DDR0Pin functionP97 input pinIRQ7 input when IRQPAS = 0.The pin function is switched as shown below accordits P96DDR and IRQPAS.P96DDR0Pin functionP96 input pinIRQ6 input when IRQPAS = 0.Note: * IRQ6 input when IRQPAS = 0.The pin function is switched as shown below accordits P95DDR and IRQPAS = 0.The pin function is switched as shown below accordits P95DDR and IRQPAS.P95DDR0Pin functionP95 input pinIRQ5 interruptionNote: * IRQ5 input when IRQPAS = 0.The pin function is switched as shown below accordits P95DDR and IRQPAS.P95DDR0Pin function is switched as shown below accordits P95DDR and IRQPAS.P95DDR0Pin function is switched as shown below accordits P95DDR and IRQPAS.P95DDR0Pin function is switched as shown below accordits P94DDR and IRQPAS.P94DDR0Pin functionP94 input pin						

9.15.4 MOS Input Pull-Up Function

Port E has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 4, 5, and 6 when 8-bit bus mode is selected, or in mode 7, and can be specified as on or off on an individual bit basis.

When a PEDDR bit is cleared to 0 in mode 4, 5, or 6 when 8-bit bus mode is selected, or in mode 7, setting the corresponding PEPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 9.29 summarizes the MOS input pull-up states.

Table 9.29MOS Input Pull-Up States (Port E)

Modes		Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
7		Off	Off	On/off	On/off
4 to 6	8-bit bus				
	16-bit bus			Off	Off

Legend

Off: MOS input pull-up is always off.

On/off: On when PEDDR = 0 and PEPCR = 1; otherwise off.

Renesas

Channel	Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	Descripti	on		
3	0	0	0	0	TGR3C	Output disabled	(Initial value)	
				1	is output	Initial output is 0	0 output at compare match	
			1	0	 compare register*¹ 	output	1 output at compare match	
				1	_ 0		Toggle output at compare match	
		1	0	0	_	Output disabled		
				1	_	Initial output is 1	0 output at compare match	
			1	0	_	output	1 output at compare match	
				1	_		Toggle output at compare match	
	1	0	0	0	TGR3C	Capture input	Input capture at rising edge	
				1	is input		•	Input capture at falling edge
			1	*	 capture register^{*1} 	TIOCC3 pin	Input capture at both edges	
		1	*	*		Capture input source is channel 4/count clock	Input capture at TCNT4 count- up/count-down	

*: Don't care

Note: 1. When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a buffer register, this setting is invalid and input capture/output compare is not generated.




10.4.3 Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 5 can all be designated for synchronous operation.


Example of Synchronous Operation Setting Procedure: Figure 10.14 shows an example of the synchronous operation setting procedure.



[5] Set to 1 the CST bits in TSTR for the relevant channels, to start the count operation.

Figure 10.14 Example of Synchronous Operation Setting Procedure

13.1.2 Block Diagram






Figure 13.1 Block Diagram of WDT

Restrictions on Use of DMAC or DTC

- When an external clock source is used as the serial clock, the transmit clock should not be input until at least 5 φ clock cycles after TDR is updated by the DMAC or DTC. Misoperation may occur if the transmit clock is input within 4 φ clocks after TDR is updated. (Figure 14.22)
- When RDR is read by the DMAC or DTC, be sure to set the activation source to the relevant SCI receive-data-full interrupt (RXI).




Figure 14.22 Example of Synchronous Transmission Using DTC



Section 16 A/D Converter (12 Analog Input Channel Version)

16.1 Overview

The chip incorporates a successive-approximations type 10-bit A/D converter that allows up to twelve analog input channels to be selected.

16.1.1 Features

A/D converter features are listed below.

- 10-bit resolution
- Twelve input channels
- Settable analog conversion voltage range
 - Conversion of analog voltages with the reference voltage pin (V_{ref}) as the analog reference voltage
- High-speed conversion
 - Minimum conversion time: 6.7 µs per channel (at 20-MHz operation)
- Choice of single mode or scan mode
 - Single mode: Single-channel A/D conversion
 - --- Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
 - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three kinds of conversion start
 - Choice of software or timer conversion start trigger (TPU or 8-bit timer), or ADTRG pin
- A/D conversion end interrupt generation
 - A/D conversion end interrupt (ADI) request can be generated at the end of A/D conversion
 - The DMA controller (DMAC) or data transfer controller (DTC) can be activated for data transfer by an interrupt
- Module stop mode can be set
 - As the initial setting, A/D converter operation is halted. Register access is enabled by exiting module stop mode.

Renesas

19.13.9 Register Configuration

The registers used to control the on-chip flash memory when enabled are shown in table 19.27. In order to access the FLMCR1, FLMCR2, EBR1, and EBR2 registers, the FLSHE bit must be set to 1 in SYSCR2 (except RAMER).

Table 19.27 Flash Memory Registers

Register Name	Abbreviation	R/W	Initial Value	Address ^{*1}
Flash memory control register 1	FLMCR1 ^{*6}	R/W*3	H'00/H'80 ^{*4}	H'FFC8 ^{*2}
Flash memory control register 2	FLMCR2 ^{*6}	R/W*3	H'00	H'FFC9 ^{*2}
Erase block register 1	EBR1 ^{*6}	R/W*3	H'00 ^{*5}	H'FFCA ^{*2}
Erase block register 2	EBR2 ^{*6}	R/W*3	H'00 ^{*5}	H'FFCB ^{*2}
System control register 2	SYSCR2*7	R/W	H'00	H'FF42
RAM emulation register	RAMER	R/W	H'00	H'FEDB

Notes: 1. Lower 16 bits of the address.

2. Flash memory. Registers selection is performed by the FLSHE bit in system control register 2 (SYSCR2).

 In modes in which the on-chip flash memory is disabled, a read will return H'00, and writes are invalid. Writes are also disabled when the FWE bit is cleared to 0 in FLMCR1.

- 4. When a high level is input to the FWE pin, the initial value is H'80.
- 5. When a low level is input to the FWE pin, or if a high level is input and the SWE bit in FLMCR1 is not set, these registers are initialized to H'00.
- 6. FLMCR1, FLMCR2, EBR1, and EBR2 are 8-bit registers. Only byte accesses are valid for these registers, the access requiring 2 states.
- 7. The SYSCR2 register can only be used in the F-ZTAT version. In the mask ROM version this register will return an undefined value if read, and cannot be modified.



Block (Size)	Address
EB0 (4 kbytes)	H'000000 to H'000FFF
EB1 (4 kbytes)	H'001000 to H'001FFF
EB2 (4 kbytes)	H'002000 to H'002FFF
EB3 (4 kbytes)	H'003000 to H'003FFF
EB4 (4 kbytes)	H'004000 to H'004FFF
EB5 (4 kbytes)	H'005000 to H'005FFF
EB6 (4 kbytes)	H'006000 to H'006FFF
EB7 (4 kbytes)	H'007000 to H'007FFF
EB8 (32 kbytes)	H'008000 to H'00FFFF
EB9 (64 kbytes)	H'010000 to H'01FFFF
EB10 (64 kbytes)	H'020000 to H'02FFFF
EB11 (64 kbytes)	H'030000 to H'03FFFF

Table 19.28 Flash Memory Erase Blocks

19.14.5 System Control Register 2 (SYSCR2)


Bit	:	7	6	5	4	3	2	1	0
			_	_		FLSHE	_		—
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	—	—	—	—	R/W	—	—	—

SYSCR2 is an 8-bit readable/writable register that performs on-chip flash memory control.

SYSCR2 is initialized to H'00 by a reset and in hardware standby mode.

SYSCR2 can only be used in the F-ZTAT versions. In the mask ROM versions this register will return an undefined value if read, and cannot be modified.

Bits 7 to 4—Reserved: These bits cannot be modified and are always read as 0.



Software standby mode is then cleared at the rising edge on the NMI pin.

Figure 21.2 Software Standby Mode Application Example

21.6.5 Usage Notes

I/O Port Status: In software standby mode, I/O port states are retained. If the OPE bit is set to 1, the address bus and bus control signal output is also retained. Therefore, there is no reduction in current dissipation for the output current when a high-level signal is output.

Current Dissipation during Oscillation Stabilization Wait Period: Current dissipation increases during the oscillation stabilization wait period.

Write Data Buffer Function: The write data buffer function and software standby mode cannot be used at the same time. When the write data buffer function is used, the WDBE bit in BCRL should be cleared to 0 to cancel the write data buffer function before entering software standby mode. Also check that external writes have finished, by reading external addresses, etc., before executing a SLEEP instruction to enter software standby mode. See section 6.9, Write Data Buffer Function, for details of the write data buffer function.

Renesas




Figure 22.9 DRAM Bus Timing

Section 22 Electrical Characteristics

				Con	dition A	Con	dition B		Test
Item			Symbol	Min	Max	Min	Мах	Unit	Conditions
SCI	Input clock	Asynchronous	t _{Scyc}	4	_	4	_	t _{cyc}	Figure
	cycle	Synchronous		6	_	6		_	22.28
	Input clock pu	ulse width	t _{scкw}	0.4	0.6	0.4	0.6	\mathbf{t}_{Scyc}	_
	Input clock rise time		t _{SCKr}	—	1.5	—	1.5	t _{cyc}	_
	Input clock fa	II time	t _{SCKf}	—	1.5	—	1.5	_	
	Transmit data	a delay time	t_{TXD}	—	50	—	40	ns	Figure
Receive data setup tim (synchronous)		•	t _{RXS}	50	—	40	_	ns	22.29
	Receive data (synchronous	t _{RXH}	50	_	40	_	ns	_	
A/D converter	Trigger input	setup time	t _{TRGS}	30	_	30	_	ns	Figure 22.30




Figure 22.20 I/O Port Input/Output Timing




Figure 22.21 PPG Output Timing

22.1.5 D/A Conversion Characteristics

Table 22.10 D/A Conversion Characteristics

Condition A: $V_{CC} = 2.7 \text{ V}$ to 3.6 V, $AV_{CC} = 2.7 \text{ V}$ to 3.6 V, $V_{ref} = 2.7 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 20 MHz, $T_a = -20^{\circ}\text{C}$ to 75°C (regular specifications), $T_a = -40^{\circ}\text{C}$ to 85°C (wide-range specifications)

Condition B: $V_{CC} = 3.0 \text{ V}$ to 3.6 V, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 25 MHz, $T_a = -20^{\circ}\text{C}$ to 75°C (regular specifications), $T_a = -40^{\circ}\text{C}$ to 85°C (wide-range specifications)


		Conditio	on A		Conditio		Test			
ltem	Min	Тур	Max	Min	Тур	Мах	Unit	Conditions		
Resolution	8	8	8	8	8	8	Bits			
Conversion time		—	10	—	—	10	μS	20 pF-capacitive load		
Absolute accuracy		±2.0	±3.0	—	±2.0	±3.0	LSB	2 M Ω resistive load		
	_	_	±2.0		—	±2.0	LSB	4 M Ω resistive load		



-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	
6																																					
8																																					
7																																					
9	W:B EA					W:B EA																				W:B EA											
5	R:W:M NEXT W:B EA				W:B EA	R:W:M NEXT					R:W:M NEXT					R:W:M NEXT					R:W:M NEXT				W:B EA	R:W:M NEXT W:B EA					R:W:M NEXT					R:W:M NEXT	
4	R:B:M EA		W:B EA	W:B EA	R:W:M NEXT	R:B:M EA				R:W:M NEXT	R:B EA				R:W:M NEXT	R:B EA				R:W:M NEXT	R:B EA		W:B EA	W:B EA	R:W:M NEXT	R:B:M EA				R:W:M NEXT	R:B EA				R:W:M NEXT	R:B EA	
3	R:W 4th		R:W:M NEXT	R:W:M NEXT W:B EA	R:B:M EA	R:W 4th		R:W:M NEXT	R:W:M NEXT	R:B EA	R:W 4th		R:W:M NEXT	R:W:M NEXT	R:B EA	R:W 4th		R:W:M NEXT	R:W:M NEXT	R:B EA	R:W 4th		R:W:M NEXT W:B EA	R:W:M NEXT W:B EA	R:B:M EA	R:W 4th		R:W:M NEXT	R:W:M NEXT		R:W 4th		R:W:M NEXT	R:W:M NEXT	R:B EA	R:W 4th	
2	R:W 3rd		R:B:M EA	R:B:M EA	R:W 3rd	R:W 3rd		R:B EA	R:B EA	R:W 3rd	R:W 3rd		R:B EA	R:B EA	R:W 3rd	R:W 3rd		R:B EA	R:B EA	R:W 3rd	R:W 3rd		R:B:M EA	R:B:M EA	R:W 3rd	R:W 3rd		R:B EA	R:B EA	R:W 3rd	R:W 3rd		R:B EA	R:B EA	R:W 3rd	R:W 3rd	
-	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT
Instruction	BCLR #xx:3,@aa:32	BCLR Rn, Rd	BCLR Rn, @ERd	BCLR Rn, @aa:8	BCLR Rn, @aa:16	BCLR Rn, @aa:32	BIAND #xx:3,Rd	BIAND #xx:3,@ERd	BIAND #xx:3,@aa:8	BIAND #xx:3,@aa:16	BIAND #xx:3,@aa:32	BILD #xx:3,Rd	BILD #xx:3,@ERd	BILD #xx:3,@aa:8	BILD #xx:3,@aa:16	BILD #xx:3,@aa:32	BIOR #xx:3,Rd	BIOR #xx:3,@ERd	BIOR #xx:3,@aa:8	BIOR #xx:3,@aa:16	BIOR #xx:3,@aa:32	BIST #xx:3,Rd	BIST #xx:3,@ERd	BIST #xx:3,@aa:8	BIST #xx:3,@aa:16	BIST #xx:3,@aa:32	BIXOR #xx:3,Rd	BIXOR #xx:3,@ERd	BIXOR #xx:3,@aa:8	BIXOR #xx:3,@aa:16	BIXOR #xx:3,@aa:32	BLD #xx:3,Rd	BLD #xx:3,@ERd	BLD #xx:3,@aa:8	BLD #xx:3,@aa:16	BLD #xx:3,@aa:32	BNOT #xx:3,Rd

	Register									Module	Data Bus
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name	Width
H'FFC0	TSTR	—	—	CST5	CST4	CST3	CST2	CST1	CST0	TPU	16 bits
H'FFC1	TSYR	_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0		
H'FFC8*1	⁰ FLMCR1	FWE	SWE	ESU	PSU	EV	PV	E	Р	Flash	8 bits
	⁰ FLMCR2	FLER	_	_	_	_	_	_	_		
H'FFCA*1	⁰ EBR1	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	F-ZTAT)	
H'FFCB*1	⁰ EBR2	—	—	—	—	EB11	EB10	EB9	EB8		
H'FFC8*	9 FLMCR1	FWE	SWE	ESU	PSU	EV	PV	E	Р	Flash	8 bits
H'FFC9*	9 FLMCR2	FLER	_	_	_	—	_	_	_		
H'FFCA*	⁹ EBR1	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	F-ZTAT)	
H'FFCB*	⁹ EBR2	—	—	EB13	EB12	EB11	EB10	EB9	EB8		
H'FFD0	TCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU0	16 bits
H'FFD1	TMDR0	—	_	BFB	BFA	MD3	MD2	MD1	MD0	_	
H'FFD2	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FFD3	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0		
H'FFD4	TIER0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA		
H'FFD5	TSR0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA		
H'FFD6	TCNT0										
H'FFD7	_										
H'FFD8	TGR0A										
H'FFD9	_										
H'FFDA	TGR0B										
H'FFDB	_									_	
H'FFDC	TGR0C										
H'FFDD	_										
H'FFDE	TGR0D									_	
H'FFDF	_									_	
H'FFE0	TCR1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU1	16 bits
H'FFE1	TMDR1	_	_	_	_	MD3	MD2	MD1	MD0	_	
H'FFE2	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FFE4	TIER1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_	
H'FFE5	TSR1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_	
H'FFE6	TCNT1									_	
H'FFE7	_										

TPU2



H'FFF4

1 A/D conversion start request generation enabled

TIER2—Timer Interrupt Enable Register 2

Renesas

Appendix E Product Lineup

Table E.1 H8S/2339 Group Product Lineup

Product Ty	ре	Model	Marking	Package (Package Code)					
H8S/2339	F-ZTAT version	HD64F2339	HD64F2339VFC	144-pin QFP (FP-144G)					
		HD64F2339E*	HD64F2339EVFC	144-pin QFP (FP-144G)					
H8S/2338	Mask ROM version	HD6432338	HD6432338FC	144-pin QFP (FP-144G)					
	F-ZTAT version	HD64F2338	HD64F2338VFC	144-pin QFP (FP-144G)					
H8S/2337	Mask ROM version	HD6432337	HD6432337FC	144-pin QFP (FP-144G)					
H8S/2332	ROMIess version	HD6412332	HD6412332VFC	144-pin QFP (FP-144G)					

Note: * The on-chip debug function can be used with the E10-A emulator (E10-A compatible version). However, some function modules and pin functions are unavailable when the on-chip debug function is in use. Refer to figure 1.3.