E. Renesas Electronics America Inc - UPD78F0443GK-GAJ-AX Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	10MHz
Connectivity	3-Wire SIO, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	46
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0443gk-gaj-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2 P20 to P27 (port 2)

P20 to P27 function as an 8-bit I/O port. These pins also function as pins for segment signal output pins for the LCD controller/driver, 10-bit successive approximation type A/D converter analog input (μ PD78F045x and 78F046x only), 16-bit $\Delta\Sigma$ type A/D converter analog input, and reference voltage input (μ PD78F046x only). Either I/O port function or segment signal output function can be selected using port function register 2 (PF2).

The following operation modes can be specified in 1-bit units.

(1) Port mode

P20 to P27 function as an 8-bit I/O port. P20 to P27 can be set to input or output port in 1-bit units using port mode register 2 (PM2).

(2) Control mode

P20 to P27 function as segment signal output for the LCD controller/driver, 10-bit successive approximation type A/D converter analog input (μ PD78F045x and 78F046x only), 16-bit $\Delta\Sigma$ type A/D converter analog input (μ PD78F046x only), and reference voltage input.

(a) SEG24 to SEG31

These pins are the segment signal output pins for the LCD controller/driver.

(b) ANI0 to ANI7 (μ PD78F045x and 78F046x only)

These are 10-bit successive approximation type A/D converter analog input pins. When using these pins as analog input pins, see (5) ANI0/SEG31/P20 to ANI7/SEG24/P27 pins (μ PD78F045x), ANI0/DS0–/P20 to ANI7/REF+/P27 pins (μ PD78F046x) in 12.6 Cautions for 10-bit successive approximation type A/D Converter.

(c) DS0-, DS0+, DS1-, DS1+, DS2-, DS2+, REF-, and REF+ (µPD78F046x only)

These are 16-bit $\Delta\Sigma$ type A/D converter analog input pins, and reference voltage input pins. Set REF– to the same potential as Vss and AVss. Set REF+ to the same potential as AVREF.

Caution P20 to P27 are set in the analog input mode after release of reset.

2.2.3 P31 to P34 (port 3)

P31 to P34 function as a 4-bit I/O port. These pins also function as pins for external interrupt request input, timer I/O, buzzer output, real-time counter output, and manchester code output.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P31 to P34 function as a 4-bit I/O port. P31 to P34 can be set to input or output port in 1-bit units using port mode register 3 (PM3). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 3 (PU3).

(2) Control mode

P31 to P34 function as external interrupt request input, timer I/O, buzzer output, real-time counter output, and manchester code output.



Figure 3-1. Memory Map (µPD78F0441, 78F0451)

Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H, and the on-chip debug security IDs to 0085H to 008EH.

When boot swap is used:

Set the option bytes to 0080H to 0084H and 1080H to 1084H, and the on-chip debug security IDs to 0085H to 008EH and 1085H to 108EH.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.8 Security Setting).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.





Figure 3-2. Memory Map (µPD78F0461)

Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H, and the on-chip debug security IDs to 0085H to 008EH.

When boot swap is used:

Set the option bytes to 0080H to 0084H and 1080H to 1084H, and the on-chip debug security IDs to 0085H to 008EH and 1085H to 108EH.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.8 Security Setting).
- <R>
- However, FA26H and FA27H can be used (See 13.3 Registers Used in 16-Bit ΔΣ Type A/D Converter).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.



Address	Special Function Register (SFR) Name	Symbol		R/W	Mani	pulatable Bi	t Unit	After
					1 Bit	8 Bits	16 Bits	Reset
FFB0H	LCD mode register	LCDM	D	R/W	\checkmark	\checkmark	-	00H
FFB1H	LCD display mode register	LCDM		R/W	\checkmark	\checkmark	-	00H
FFB2H	LCD clock control register 0	LCDC	0	R/W	\checkmark	\checkmark	-	00H
FFB5H	Port function register 2 ^{Note 1}	PF2		R/W	\checkmark	\checkmark	-	00H
FFB6H	Port function register ALL	PFALI	-	R/W	\checkmark	\checkmark	-	00H
FFBAH	16-bit timer mode control register 00	TMC0	0	R/W	\checkmark	\checkmark	-	00H
FFBBH	Prescaler mode register 00	PRM0	0	R/W	\checkmark	\checkmark	-	00H
FFBCH	Capture/compare control register 00	CRC0	0	R/W	\checkmark	\checkmark	-	00H
FFBDH	16-bit timer output control register 00	TOC0	0	R/W	\checkmark	\checkmark	-	00H
FFBEH	Low-voltage detection register	LVIM		R/W	\checkmark	\checkmark	-	00H ^{Note 2}
FFBFH	Low-voltage detection level selection register	LVIS		R/W	\checkmark	\checkmark	-	00H ^{Note 2}
FFE0H	Interrupt request flag register 0L	IF0	IF0L	R/W	\checkmark	\checkmark	\checkmark	00H
FFE1H	Interrupt request flag register 0H		IF0H	R/W	\checkmark	\checkmark		00H
FFE2H	Interrupt request flag register 1L	IF1	IF1L	R/W	\checkmark	\checkmark	\checkmark	00H
FFE3H	Interrupt request flag register 1H		IF1H	R/W	\checkmark	\checkmark		00H
FFE4H	Interrupt mask flag register 0L	MK0	MK0L	R/W	\checkmark	\checkmark	\checkmark	FFH
FFE5H	Interrupt mask flag register 0H		MK0H	R/W	\checkmark	\checkmark		FFH
FFE6H	Interrupt mask flag register 1L	MK1	MK1L	R/W	\checkmark	\checkmark	\checkmark	FFH
FFE7H	Interrupt mask flag register 1H		MK1H	R/W	\checkmark	\checkmark		FFH
FFE8H	Priority specification flag register 0L	PR0	PR0L	R/W	\checkmark	\checkmark	\checkmark	FFH
FFE9H	Priority specification flag register 0H		PR0H	R/W	\checkmark	\checkmark		FFH
FFEAH	Priority specification flag register 1L	PR1	PR1L	R/W	\checkmark	\checkmark	\checkmark	FFH
FFEBH	Priority specification flag register 1H		PR1H	R/W	\checkmark	\checkmark		FFH
FFF0H	Internal memory size switching register ^{Note 3}	IMS		R/W	-	\checkmark	-	CFH
FFF4H	Internal expansion RAM size switching register Note 3	IXS		R/W	-	\checkmark	-	0CH
FFF9H	Remote controller receive interrupt status register	INTS		R	\checkmark	\checkmark	_	00H
FFFAH	Remote controller receive interrupt status clear register	INTC		R/W	\checkmark	\checkmark	_	00H
FFFBH	Processor clock control register	PCC		R/W		\checkmark	-	01H

Table 3-8.	Special	Function	Register	List (5/5)
------------	---------	----------	----------	------------

Notes 1. μ PD78F044x and 78F045x only.

- 2. The reset values of LVIM and LVIS vary depending on the reset source.
- 3. Regardless of the internal memory capacity, the initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) of all products in the 78K0/LE3 are fixed (IMS = CFH, IXS = 0CH). Therefore, set the value corresponding to each product as indicated below.

Flash Memory Version (78K0/LE3)	IMS	IXS	ROM Capacity	Internal High-Speed RAM Capacity	Internal Expansion RAM Capacity
μPD78F0441, 78F0451, 78F0461	04H	0CH	16 KB	768 bytes	_
μPD78F0442, 78F0452, 78F0462	C6H		24 KB	1 KB	
μPD78F0443, 78F0453, 78F0463	C8H		32 KB		
μPD78F0444, 78F0454, 78F0464	ССН	0AH	48 KB		1 KB
μPD78F0445, 78F0455, 78F0465	CFH		60 KB		

4.2.2 Port 2

Port 2 is an 8-bit I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

This port can also be used for 10-bit successive approximation type A/D converter, 16-bit $\Delta\Sigma$ type A/D converter analog input, and segment output.

To use P20/ANI0/DS0-, P21/ANI1/DS0+, P22/ANI2/DS1-, P23/ANI3/DS1+, P24/ANI4/DS2-, P25/ANI5/DS2+, P26/ANI6/REF-, and P27/ANI7/REF+ as digital input pins, set them to port function (other than segment output) by using the port function register 2 (PF2), to digital I/O by using ADPC0, and to input mode by using PM2. Use these pins starting from the lower bit.

P20/ANI0/DS0-, P21/ANI1/DS0+, P22/ANI2/DS1-, P23/ANI3/DS1+, P24/ANI4/DS2-, P25/ANI5/DS2+, P26/ANI6/REF-, and P27/ANI7/REF+ as digital output pins, set them to port function (other than segment output) by using the port function register 2 (PF2), to digital I/O by using ADPC0, and to output mode by using PM2. Use these pins starting from the lower bit.

Reset signal generation sets port 1 to input mode.

Figure 4-5 shows block diagrams of port 2.

PF2	ADPC0	PM2	ADS	ADDCTL0	P20/SEG31 ^{Note 1} /ANI0 ^{Note 2} /DS0- ^{Note 3} to P27/SEG24 ^{Note 1} /ANI7 ^{Note 2} /REF+ ^{Note 3} Pins
Digital/Analog selection	Analog input selection	Input mode	Does not select ANI.	Does not select DSn±.	Analog input (not to be converted)
			Selects ANI.	Does not select DSn±.	Analog input (to be converted by successive approximation type A/D converter)
			Does not select ANI.	Selects DSn±.	Analog input (to be converted by $\Delta\Sigma$ type A/D converter)
			Selects ANI.	Selects DSn±.	Setting prohibited
		Output mode		_	Setting prohibited
	Digital I/O	Input mode		_	Digital input
	selection	Output mode	-		Digital output
SEG output selection ^{Note 1}	_	_		_	Segment output ^{Note 1}

Table 4-4. Setting Functions of P20/SEG31^{Note 1}/ANI0^{Note 2}/DS0-^{Note 3} to P27/SEG24^{Note 1}/ANI7^{Note 2}/REF+^{Note 3} Pins

Notes 1. *μ*PD78F044x and 78F045x only.

2. *μ*PD78F045x and 78F046x only.

3. μPD78F046x only.

Remark n = 0 to 2

(iii) Setting range when CR000 or CR010 is used as a compare register

When CR000 or CR010 is used as a compare register, set it as shown below.

Operation	CR000 Register Setting Range	CR010 Register Setting Range	
Operation as interval timer	$0000H < N \le FFFFH$	$0000 H^{\text{Note}} \leq M \leq \text{FFFH}$	
Operation as square-wave output		Normally, this setting is not used. Mask the	
Operation as external event counter		match interrupt signal (INTTM010).	
Operation in the clear & start mode entered by TI000 pin valid edge input	$0000H^{\text{Note}} \leq N \leq \text{FFFH}$	$0000H^{\text{Note}} \leq M \leq \text{FFFFH}$	
Operation as free-running timer			
Operation as PPG output	$M < N \le FFFFH$	$0000 H^{\text{Note}} \leq M < N$	
Operation as one-shot pulse output	$0000H^{\text{Note}} \leq N \leq \text{FFFH} \text{ (N} \neq \text{M)}$	$0000H^{\text{Note}} \leq M \leq \text{FFFH} \text{ (M} \neq \text{N)}$	

- **Note** When 0000H is set, a match interrupt immediately after the timer operation does not occur and timer output is not changed, and the first match timing is as follows. A match interrupt occurs at the timing when the timer counter (TM00 register) is changed from 0000H to 0001H.
 - When the timer counter is cleared due to overflow
 - When the timer counter is cleared due to TI000 pin valid edge (when clear & start mode is entered by TI000 pin valid edge input)
 - When the timer counter is cleared due to compare match (when clear & start mode is entered by match between TM00 and CR000 (CR000 = other than 0000H, CR010 = 0000H))



Remarks 1. N: CR000 register set value, M: CR010 register set value

2. For details of TMC003 and TMC002, see 6.3 (1) 16-bit timer mode control register 00 (TMC00).

(2) Port mode register 3 (PM3)

This register sets port 3 input/output in 1-bit units.

When using the P33/TI000/RTCDIV/RTCCL/BUZ/INTP2 pin for buzzer output, clear PM33 and the output latches of P33 to 0.

PM3 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PM3 to FFH.

Figure 11-3. Format of Port Mode Register 3 (PM3)



PM3n	P3n pin I/O mode selection (n = 1 to 4)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

11.4 Operations of Buzzer Output Controller

The buzzer frequency is output as the following procedure.

- <1> Select the buzzer output frequency with bits 5 and 6 (BCS0, BCS1) of the clock output selection register (CKS) (buzzer output in disabled status).
- <2> Set bit 7 (BZOE) of CKS to 1 to enable buzzer output.

(7) 8-bit A/D conversion result register (ADCRH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.

Caution When data is read from ADCR and ADCRH, a wait cycle is generated. Do not read data from ADCR and ADCRH when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.

(8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD.

(9) AVREF pin

This pin inputs an analog power/reference voltage to the A/D converter. When using at least one port of port 2 as a digital port or for segment output, set it to the same potential as the V_{DD} pin.

The signal input to ANI0 to ANI7 is converted into a digital signal, based on the voltage applied across AVREF and AVss.

(10) AVss pin

This is the ground potential pin of the A/D converter. Always use this pin at the same potential as that of the Vss pin even when the A/D converter is not used.

(11) A/D converter mode register (ADM)

This register is used to set the conversion time of the analog input signal to be converted, and to start or stop the conversion operation.

(12) A/D port configuration register 0 (ADPC0)

This register switches the ANI0/P20 to ANI7/P27 pins to analog input (analog input of 16-bit $\Delta\Sigma$ type A/D converter or analog input of 10-bit successive approximation type A/D converter) or digital I/O of port.

(13) Analog input channel specification register (ADS)

This register is used to specify the port that inputs the analog voltage to be converted into a digital signal.

(14) Port mode register 2 (PM2)

This register switches the ANI0/P20 to ANI7/P27 pins to input or output.

(15) Port function register 2 (PF2) (µPD78F045x only)

This register switches the ANI0/P20 to ANI7/P27 pins to I/O of port, analog input of A/D converter, or segment output.

The peripheral functions used in the LIN communication operation are shown below.

<Peripheral functions used>

- External interrupt (INTP0); wakeup signal detection Use: Detects the wakeup signal edges and detects start of communication.
- 16-bit timer/event counter 00 (TI000); baud rate error detection
 - Use: Detects the baud rate error (measures the TI000 input edge interval in the capture mode) by detecting the sync field (SF) length and divides it by the number of bits.
- Serial interface UART6

15.2 Configuration of Serial Interface UART6

Serial interface UART6 includes the following hardware.

Item	Configuration
Registers	Receive buffer register 6 (RXB6) Receive shift register 6 (RXS6) Transmit buffer register 6 (TXB6) Transmit shift register 6 (TXS6)
Control registers	Asynchronous serial interface operation mode register 6 (ASIM6) Asynchronous serial interface reception error status register 6 (ASIS6) Asynchronous serial interface transmission status register 6 (ASIF6) Clock selection register 6 (CKSR6) Baud rate generator control register 6 (BRGC6) Asynchronous serial interface control register 6 (ASICL6) Input switch control register (ISC) Port function register 1 (PF1) Port mode register 1 (PM1) Port register 1 (P11) Port mode register 11 (PM11) Port register 11 (P11)

Table 15-1. Configuration of Serial Interface UART6

(2) Asynchronous serial interface reception error status register 6 (ASIS6)

This register indicates an error status on completion of reception by serial interface UART6. It includes three error flag bits (PE6, FE6, OVE6).

This register is read-only by an 8-bit memory manipulation instruction.

Reset signal generation, or clearing bit 7 (POWER6) or bit 5 (RXE6) of ASIM6 to 0 clears this register to 00H. 00H is read when this register is read. If a reception error occurs, read ASIS6 and then read receive buffer register 6 (RXB6) to clear the error flag.

Figure 15-6. Format of Asynchronous Serial Interface Reception Error Status Register 6 (ASIS6)

Address: FF53H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
ASIS6	0	0	0	0	0	PE6	FE6	OVE6

PE6	Status flag indicating parity error
0	If POWER6 = 0 or RXE6 = 0, or if ASIS6 register is read
1	If the parity of transmit data does not match the parity bit on completion of reception

FE6	Status flag indicating framing error
0	If POWER6 = 0 or RXE6 = 0, or if ASIS6 register is read
1	If the stop bit is not detected on completion of reception

OVE6	Status flag indicating overrun error
0	If POWER6 = 0 or RXE6 = 0, or if ASIS6 register is read
1	If receive data is set to the RXB6 register and the next reception operation is completed before the data is read.

- Cautions 1. The operation of the PE6 bit differs depending on the set values of the PS61 and PS60 bits of asynchronous serial interface operation mode register 6 (ASIM6).
 - 2. For the stop bit of the receive data, only the first stop bit is checked regardless of the number of stop bits.
 - 3. If an overrun error occurs, the next receive data is not written to receive buffer register 6 (RXB6) but discarded.
 - 4. If data is read from ASIS6, a wait cycle is generated. Do not read data from ASIS6 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.

(4) Clock selection register 6 (CKSR6)

This register selects the base clock of serial interface UART6. CKSR6 can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to 00H.

Figure 15-8. Format of Clock Selection Register 6 (CKSR6)

Address: FF56H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CKSR6	0	0	0	0	TPS63	TPS62	TPS61	TPS60

TPS63	TPS62	TPS61	TPS60	Base clock (fxc∟k6) selection ^{Note 1}					
					f _{PRS} = 2 MHz	f _{PRS} = 5 MHz	f _{PRS} = 8 MHz	f _{PRS} = 10 MHz	
0	0	0	0	fprs ^{Note 2}	2 MHz	5 MHz	8 MHz	10 MHz	
0	0	0	1	fprs/2	1 MHz	2.5 MHz	4 MHz	5 MHz	
0	0	1	0	fprs/2 ²	500 kHz	1.25 MHz	2 MHz	2.5 MHz	
0	0	1	1	fprs/2 ³	250 kHz	625 kHz	1 MHz	1.25 MHz	
0	1	0	0	fprs/2 ⁴	125 kHz	312.5 kHz	500 kHz	625 kHz	
0	1	0	1	fprs/2⁵	62.5 kHz	156.25 kHz	250 kHz	312.5 kHz	
0	1	1	0	fprs/2 ⁶	31.25 kHz	78.13 kHz	125 kHz	156.25 kHz	
0	1	1	1	fprs/27	15.625 kHz	39.06 kHz	62.5 kHz	78.13 kHz	
1	0	0	0	fprs/2 ⁸	7.813 kHz	19.53 kHz	31.25 kHz	39.06 kHz	
1	0	0	1	fprs/2 ⁹	3.906 kHz	9.77 kHz	15.625 kHz	19.53 kHz	
1	0	1	0	fprs/2 ¹⁰	1.953 kHz	4.88 kHz	7.513 kHz	9.77 kHz	
1	0	1	1	TM50 output ^{Note 3}					
Other than above					Setting prohibited				

- **Notes 1.** If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fXH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.
 - VDD = 2.7 to 5.5 V: fPRs \leq 10 MHz
 - VDD = 1.8 to 2.7 V: fPRs \leq 5 MHz
 - 2. If the peripheral hardware clock (fPRS) operates on the internal high-speed oscillation clock (fRH) (XSEL = 0), when 1.8 V ≤ VDD < 2.7 V, the setting of TPS63 = TPS62 = TPS61 = TPS60 = 0 (base clock: fPRS) is prohibited.</p>
 - 3. Note the following points when selecting the TM50 output as the base clock.
 - Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0) Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).
 - PWM mode (TMC506 = 1)

Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.

It is not necessary to enable (TOE50 = 1) TO50 output in any mode.

Remark CKSR6 can be refreshed (the same value is written) by software during a communication operation (when bits 7 and 6 (POWER6, TXE6) of ASIM6 = 1 or bits 7 and 5 (POWER6, RXE6) of ASIM6 = 1).

CHAPTER 16 SERIAL INTERFACE CSI10

16.1 Functions of Serial Interface CSI10

Serial interface CSI10 has the following two modes.

(1) Operation stop mode

This mode is used when serial communication is not performed and can enable a reduction in the power consumption.

For details, see 16.4.1 Operation stop mode.

(2) 3-wire serial I/O mode (MSB/LSB-first selectable)

This mode is used to communicate 8-bit data using three lines: a serial clock line (SCK10) and two serial data lines (SI10 and SO10).

The processing time of data communication can be shortened in the 3-wire serial I/O mode because transmission and reception can be simultaneously executed.

In addition, whether 8-bit data is communicated with the MSB or LSB first can be specified, so this interface can be connected to any device.

The 3-wire serial I/O mode is used for connecting peripheral ICs and display controllers with a clocked serial interface.

For details, see 16.4.2 3-wire serial I/O mode.

16.2 Configuration of Serial Interface CSI10

Serial interface CSI10 includes the following hardware.

Item	Configuration
Controller	Transmit controller Clock start/stop controller & clock phase controller
Registers	Transmit buffer register 10 (SOTB10) Serial I/O shift register 10 (SIO10)
Control registers	Serial operation mode register 10 (CSIM10) Serial clock selection register 10 (CSIC10) Port function register 1 (PF1) Port mode register 1 (PM1) Port register 1 (P1)

Table 16-1. Configuration of Serial Interface CSI10



(d) 1/4 bias method

T: One LCD clock period

17.10.2 External resistance division method

The 78K0/LE3 can also use external voltage divider resistors for generating LCD drive power supplies, without using internal resistors. Figure 17-40 shows examples of LCD drive voltage connection, corresponding to each bias method.



(a) Static display mode
 (MDSET1, MDSET0 = 0, 0)
 (example of VDD = 5 V, VLC0 = 5 V)



(b) Static display mode (MDSET1, MDSET0 = 0, 0) (example of VDD = 5 V, VLC0 = 3 V)



Note Connect VLC1 and VLC2 directly to GND or VLC0.

(c) 1/2 bias method (MDSET1, MDSET0 = 0, 0) (example of V_{DD} = 5 V, V_{LC0} = 5 V)



(d) 1/2 bias method (MDSET1, MDSET0 = 0, 0) (example of V_{DD} = 5 V, V_{LC0} = 3 V)







(3) Transmit timing (MC0OLV = 1, total transmit bit length = 13 bits)

- (a): "8-bit transfer period" (b)
- (b): "1/2 cycle of baud rate" + 1 clock (fxcLk) before the last bit of transmit data
- fxclk: Frequency of the operation base clock selected by using the MC0CKS2 to MC0CKS0 bits of the MC0CTL1 register

Last bit: Transfer bit when 3-bit counter = 000

Caution Writing the next transmit data to MC0TX must be complete within the period (a) during continuous transmission. If writing the next transmit data to MC0TX is executed in the period (b), the next data transmission starts 2 clocks (fxcLk) after the last bit has been transmitted. Rewrite the MC0BIT before writing to MC0TX during continuous transmission.

Interrupt	Default Priority ^{Note 1}		Interrupt Source	Internal/	Vector	Basic
Туре		Name	Trigger	External	Table Address	Configuration Type ^{Note 2}
Maskable	21	INTDSAD ^{Note 4}	End of 16-bit $\Delta\Sigma$ type A/D conversion	Internal	0030H	(A)
	22 INTTM52 Match between TM52 and CR52 (when compare register is specified) 23 INTTMH2 Match between TMH2 and CRH2 (when compare register is specified) 24 INTMCG End of Manchester code reception			0032H		
				0034H		
			End of Manchester code reception		0036H	
	25	INTRIN	Remote controller reception edge detection		0038H	
	26	INTRERR/ INTGP/ INTREND/ INTDFULL	Remote controller reception error occurrence Remote controller guide pulse detection Remote controller data reception completion Read request for remote controller 8-bit shift data		003AH	
Software	-	BRK	BRK instruction execution	-	003EH	(D)
Reset	-	RESET	Reset input	_	0000H	-
	POC		Power-on clear			
		LVI	Low-voltage detection ^{Note 3}			
		WDT	WDT overflow			

Table 20-1. Interrupt Source List (2/2	Table 20-1.	Interrupt	Source	List (2/2)
--	-------------	-----------	--------	--------	------

- **Notes 1.** The default priority determines the sequence of processing vectored interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 26 indicates the lowest priority.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 20-1.
 - 3. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 1.
 - **4.** *μ*PD78F046x only.







Standard products

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 ^{Note}		5.5	V

Note The value depends on the POC detection voltage. When the voltage drops, the data is retained until a POC reset is effected, but data is not retained when a POC reset is effected.



Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = \text{AVss} = 0 \text{ V})$

Basic characteristics

Parameter		Symbol	Conditions				TYP.	MAX.	Unit
VDD supply current		ldd					4.5	11.0	mA
Erase time ^{Note 1, 2} All block Teraca							20	200	ms
	Block unit	Terasa					20	200	ms
Write time (in 8-bit units) ^{Note 1}		Twrwa					10	100	μs
Number of rewrites per chip		Cerwr	1 erase + 1 write after erase = 1 rewrite ^{Note 3}	When a flash memory programmer is used, and the libraries provided by NEC Electronics are used	Retention: 15 years	1000			Times
				When the EEPROM emulation libraries provided by NEC Electronics are used, and the rewritable ROM size is 4 KB	Retention: 3 years ^{Note 4}	10000			Times

<R>

<R>

<R>

- **Notes 1.** Characteristic of the flash memory. For the characteristic when a dedicated flash programmer, PG-FP5, is used and the rewrite time during self programming, see **Tables 27-12** and **27-13**.
 - 2. The prewrite time before erasure and the erase verify time (writeback time) are not included.
 - 3. When a product is first written after shipment, "erase \rightarrow write" and "write only" are both taken as one rewrite.
 - 4. Data retention is guaranteed for three years after data has been written. If rewriting has been performed, data retention is guaranteed for another three years thereafter.

Remark fxp: Main system clock oscillation frequency

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111

http://www.necel.com/

[America]

NEC Electronics America, Inc. 2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000

800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH Arcadiastrasse 10

40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/ Hanover Office Podbielskistrasse 166 B

Podbielskistrasse 166 E 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française 9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex

France Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706