E. Renesas Electronics America Inc - UPD78F0451GB-GAH-AX Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	10MHz
Connectivity	3-Wire SIO, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	46
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0451gb-gah-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.6 Block Diagram



Notes 1. μ PD78F046x only.

- **2.** *μ*PD78F045x and 78F046x only.
- **3.** μPD78F044x and 78F045x only.



Figure 3-13. Correspondence Between Data Memory and Addressing (µPD78F0442, 78F0452)



Figure 3-20. Correspondence Between Data Memory and Addressing (µPD78F0465)



8.4 Operation of 8-Bit Timers H0, H1 and H2

8.4.1 Operation as interval timer/square-wave output

When the 8-bit timer counter Hn and compare register 0n (CMP0n) match, an interrupt request signal (INTTMHn) is generated and the 8-bit timer counter Hn is cleared to 00H.

Compare register 1n (CMP1n) is not used in interval timer mode. Since a match of the 8-bit timer counter Hn and the CMP1n register is not detected even if the CMP1n register is set, timer output is not affected.

By setting bit 0 (TOENn) of timer H mode register n (TMHMDn) to 1, a square wave of any frequency (duty = 50%) is output from TOHn.

The timer output of TMH2 can only be used as an external event input enable signal of TM52. Note, no pins for external output are available.

Setting

<1> Set each register.

Figure 8-11. Register Setting During Interval Timer/Square-Wave Output Operation

(i) Setting timer H mode register n (TMHMDn)



(ii) CMP0n register setting

The interval time is as follows if N is set as a comparison value.

- Interval time = (N +1)/fCNT
- <2> Count operation starts when TMHEn = 1.
- <3> When the values of the 8-bit timer counter Hn and the CMP0n register match, the INTTMHn signal is generated and the 8-bit timer counter Hn is cleared to 00H.
- <4> Subsequently, the INTTMHn signal is generated at the same interval. To stop the count operation, clear TMHEn to 0.
- Remarks 1. For the setting of the output pin, see 8.3 (3) Port mode register 3 (PM3).
 - 2. For how to enable the INTTMHn signal interrupt, see CHAPTER 20 INTERRUPT FUNCTIONS.
 - 3. n = 0 to 2, however, TOH0 and TOH1 only for TOHn

9.4 Real-Time Counter Operation

9.4.1 Starting operation of real-time counter

Figure 9-18. Procedure for Starting Operation of Real-Time Counter



<R> Note Confirm the procedure described in 9.4.2 Shifting to STOP mode after starting operation when shifting to STOP mode without waiting for INTRTC = 1 after RTCE = 1.

<R> 9.4.7 512 Hz, 16.384 kHz output of real-time counter

Set 512 Hz or 16.384 kHz output after setting 0 to RTCE first.



Figure 9-25. 512 Hz, 16.384 kHz output Setting Procedure

(7) 8-bit A/D conversion result register (ADCRH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.

Caution When data is read from ADCR and ADCRH, a wait cycle is generated. Do not read data from ADCR and ADCRH when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.

(8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD.

(9) AVREF pin

This pin inputs an analog power/reference voltage to the A/D converter. When using at least one port of port 2 as a digital port or for segment output, set it to the same potential as the V_{DD} pin.

The signal input to ANI0 to ANI7 is converted into a digital signal, based on the voltage applied across AVREF and AVss.

(10) AVss pin

This is the ground potential pin of the A/D converter. Always use this pin at the same potential as that of the Vss pin even when the A/D converter is not used.

(11) A/D converter mode register (ADM)

This register is used to set the conversion time of the analog input signal to be converted, and to start or stop the conversion operation.

(12) A/D port configuration register 0 (ADPC0)

This register switches the ANI0/P20 to ANI7/P27 pins to analog input (analog input of 16-bit $\Delta\Sigma$ type A/D converter or analog input of 10-bit successive approximation type A/D converter) or digital I/O of port.

(13) Analog input channel specification register (ADS)

This register is used to specify the port that inputs the analog voltage to be converted into a digital signal.

(14) Port mode register 2 (PM2)

This register switches the ANI0/P20 to ANI7/P27 pins to input or output.

(15) Port function register 2 (PF2) (µPD78F045x only)

This register switches the ANI0/P20 to ANI7/P27 pins to I/O of port, analog input of A/D converter, or segment output.

Address:	FF8FH A	After reset: 0	8H R/W									
Symbol	7	6	5	4	;	3		2		1	()
ADPC0	0	0	0	0	ADF	PC03	ADF	PC02	ADF	PC01	ADF	C00
	<µPD78F04	5x>										
	ADPC03	ADPC02	ADPC01	ADPC00	D	igital I	/O (D)	/analo	g inpu	t (A) s	witchin	g
					P27/ ANI7/ SEG24	P26/ ANI6/ SEG25	P25/ ANI5/ SEG26	P24/ ANI4/ SEG27	P23/ ANI3/ SEG28	P22/ ANI2/ SEG29	P21/ ANI1/ SEG30	P20/ ANI0/ SEG31
	0	0	0	0	А	A	А	Α	А	А	А	А
	0	0	0	1	А	A	А	Α	А	А	А	D
	0	0	1	0	А	Α	А	Α	А	А	D	D
	0	0	1	1	А	A	Α	А	А	D	D	D
	0	1	0	0	А	Α	А	Α	D	D	D	D
	0	1	0	1	А	A	А	D	D	D	D	D
	0	1	1	0	А	A	D	D	D	D	D	D
	0	1	1	1	А	D	D	D	D	D	D	D
	1	0	0	0	D	D	D	D	D	D	D	D
		Other that	an above		Setti	ng pro	hibited	1				
	<µPD78F04	6x>										
	ADPC03	ADPC02	ADPC01	ADPC00	Di	igital I/ pproxi	/O (D)/ mation	analog type,	g input $\Delta: \Delta\Sigma$	(A: su type) ร	iccessi switchi	ve ng
					P27/ ANI7/ REF+	P26/ ANI6/ REF-	P25/ ANI5/ DS2+	P24/ ANI4/ DS2-	P23/ ANI3/ DS1+	P22/ ANI2/ DS1-	P21/ ANI1/ DS0+	P20/ ANI0/ DS0-
	0	0	0	0	A/Δ	Α/Δ	A/Δ	A/Δ	A/Δ	A/Δ	A/Δ	A/Δ
	0	0	0	1	A/Δ	A/Δ	A/Δ	A/Δ	A/Δ	A/Δ	А	D
	0	0	1	0	A/Δ	Α/Δ	A/Δ	A/Δ	A/Δ	A/Δ	D	D
	0	0	1	1	A/Δ	Α/Δ	A/Δ	A/Δ	А	D	D	D
	0	1	0	0	A/Δ	A/Δ	A/Δ	A/Δ	D	D	D	D
	0	1	0	1	А	A	А	D	D	D	D	D
	0	1	1	0	Α	Α	D	D	D	D	D	D
	0	1	1	1	Α	D	D	D	D	D	D	D
	1	0	0	0	D	D	D	D	D	D	D	D

Figure 12-9. Format of A/D Port Configuration Register 0 (ADPC0)

- Cautions 1. Set the channel used for A/D conversion to the input mode by using port mode register 2 (PM2).
 - 2. Do not set the pin set by ADPC0 as digital I/O by ADS, ADDS1, or ADDS0.

Other than above

3. If data is written to ADPC0, a wait cycle is generated. Do not write data to ADPC0 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.

Setting prohibited

4. If pins ANI0/P20/SEG31 to ANI7/P27/SEG24 are set to segment output pins via the PF2 register, output is set to segment output, regardless of the ADPC0 setting (for μ PD78F045x only).

(9) Conversion results just after A/D conversion start

The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADDCE bit is set to 1 within 1.2 μ s after the ADDPON bit was set to 1, or if the ADDCE bit is set to 1 with the ADDPON bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTDSAD) and removing the first conversion result.

(10) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.





Table 13-5. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREF	R1	R2	C1	C2	C3
$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$	8.1 kΩ	6.8 kΩ	8 pF	1.3 pF	0.22 pF
$2.7~V \leq AV_{\text{REF}} < 4.0~V$	31 kΩ	36 kΩ	8 pF	1.3 pF	0.22 pF

Remarks 1. The resistance and capacitance values shown in Table 13-5 are not guaranteed values. **2.** n = 0 to 2

(11) Simultaneous use of the 10-bit successive approximation type A/D converter and the 16-bit ΔΣ type A/D converter

The A/D conversion accuracy may deteriorate when the 10-bit successive approximation type A/D converter and the 16-bit $\Delta\Sigma$ type A/D converter are used at the same time.

Stop the 16-bit $\Delta\Sigma$ type A/D converter during 10-bit successive approximation type A/D converter operation, because the accuracy cannot be guaranteed. Also, stop the 10-bit successive approximation type A/D converter during 16-bit $\Delta\Sigma$ type A/D converter operation. (Do not operate them simultaneously.)

(2) Communication operation

(a) Format and waveform example of normal transmit/receive data

Figures 14-7 and 14-8 show the format and waveform example of the normal transmit/receive data.

Figure 14-7. Format of Normal UART Transmit/Receive Data



One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits (LSB first)
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits

The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 0 (ASIM0).

Figure 14-8. Example of Normal UART Transmit/Receive Data Waveform

1. Data length: 8 bits, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



2. Data length: 7 bits, Parity: Odd parity, Stop bit: 2 bits, Communication data: 36H

▲ 1 data frame											
 Start	D0	D1	D2	D3	D4	D5	D6	Parity	Stop	Stop	

3. Data length: 8 bits, Parity: None, Stop bit: 1 bit, Communication data: 87H

-	◄ 1 data frame										
	Start	D0	D1	D2	D3	D4	D5	D6	D7	Stop	

(4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.





As shown in Figure 15-27, the latch timing of the receive data is determined by the counter set by baud rate generator control register 6 (BRGC6) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$

Brate:Baud rate of UART6k:Set value of BRGC6FL:1-bit data lengthMargin of latch timing: 2 clocks



Figure 17-18. Example of Connecting Static LCD Panel

Data memory address



LCD panel

Figure 17-28. Example of Connecting Four-Time-Slice LCD Panel

Data memory address

(2) MCG control register 1 (MC0CTL1)

This register is used to set the base clock of the Manchester code generator. This register can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 18-5. Format of MCG Control Register 1 (MC0CTL1)

Address: FF4	DH After re	eset: 00H F	/W					
Symbol	7	6	5	4	3	2	1	0
MC0CTL1	0	0	0	0	0	MC0CKS2	MC0CKS1	MC0CKS0

MC0CKS2	MC0CKS1	MC0CKS0	Base clock (fxcLK) selection ^{Note 1}
0	0	0	fpris ^{Note 2} (10 MHz)
0	0	1	fprs/2 (5 MHz)
0	1	0	fprs/2 ² (2.5 MHz)
0	1	1	fprs/2 ³ (1.25 MHz)
1	0	0	f _{PRS} /2⁴ (625 kHz)
1	0	1	fթвs/2⁵ (312.5 kHz)
1	1	0	Setting prohibited
1	1	1	

Notes 1. If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fXH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.

- Vdd = 2.7 to 5.5 V: fprs \leq 10 MHz
- VDD = 1.8 to 2.7 V: fPRs \leq 5 MHz
- 2. If the peripheral hardware clock (fPRs) operates on the internal high-speed oscillation clock (fRH) (XSEL = 0), when 1.8 V \leq VDD < 2.7 V, the setting of MC0CKS2 = MC0CKS1 = MC0CKS0 = 0 (base clock: fPRs) is prohibited.

Caution Clear bit 7 (MC0PWR) of the MC0CTL0 register to 0 before rewriting the MC0CKS2 to MC0CKS0 bits.

Remarks 1. fprs: Peripheral hardware clock frequency

2. Figures in parentheses are for operation with fPRs = 10 MHz.

(2) Transmit operation

In bit sequential buffer mode, data is transmitted in 1- to 8-bit units. Transmission is enabled if bit 7 (MC0PWR) of MCG control register 0 (MC0CTL0) is set to 1.

The output value while transmission is suspended can be set by using bit 0 (MC0OLV) of the MC0CTL0 register. A transmission starts by writing a value to the MCG transmit buffer register (MC0TX) after setting the transmit data bit length to the MCG transmit bit count specification register (MC0BIT). At the transmission start timing, the MC0BIT value is transferred to the 3-bit counter and data of MC0TX is transferred to the 8-bit shift register. An interrupt request signal (INTMCG) occurs at the timing that the MC0TX value is transferred to the 8-bit shift register. The 8-bit shift register is continuously shifted by the baud rate clock and is output from the MCGO pin. When continuous transmission is executed, the next data is set to MC0BIT and MC0TX during data transmission after INTMCG occurs.

To transmit continuously, writing the next transfer data to MC0TX must be complete within the period (3) and (4) in Figure 18-9. Rewrite MC0BIT before writing to MC0TX during continuous transmission.

Figure 18-9. Timing of Bit Sequential Buffer Mode (LSB First) (1/4)



(1) Transmit timing (MC0OLV = 1, total transmit bit length = 8 bits)



Figure 18-9. Timing of Bit Sequential Buffer Mode (LSB First) (3/4)

(3) Transmit timing (MC0OLV = 1, total transmit bit length = 13 bits)

(a): "8-bit transfer period" – (b)

(b): "1/2 cycle of baud rate" + 1 clock (fxcLK) before the last bit of transmit data

fxcLk: Frequency of operation base clock selected by using the MC0CKS2 to MC0CKS0 bits of the MC0CTL1 register

Last bit: Transfer bit when 3-bit counter = 000

Caution Writing the next transmit data to MC0TX must be complete within the period (a) during continuous transmission. If writing the next transmit data to MC0TX is executed in the period (b), the next data transmission starts 2 clocks (fxcLk) after the last bit has been transmitted. Rewrite the MC0BIT before writing to MC0TX during continuous transmission.

(5) Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP flag that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged, the contents of the priority specification flag of the acknowledged interrupt are transferred to the ISP flag. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

Reset signal generation sets PSW to 02H.



Figure 20-6. Format of Program Status Word

	Hardware	Status After Reset Acknowledgment ^{Note 1}
Serial interface UART6	Receive buffer register 6 (RXB6)	FFH
	Transmit buffer register 6 (TXB6)	FFH
	Asynchronous serial interface operation mode register 6 (ASIM6)	01H
	Asynchronous serial interface reception error status register 6 (ASIS6)	00H
	Asynchronous serial interface transmission status register 6 (ASIF6)	00H
	Clock selection register 6 (CKSR6)	00H
	Baud rate generator control register 6 (BRGC6)	FFH
	Asynchronous serial interface control register 6 (ASICL6)	16H
	Input switch control register (ISC)	00H
Serial interfaces CSI10	Transmit buffer registers 10 (SOTB10)	00H
	Serial I/O shift registers 10 (SIO10)	00H
	Serial operation mode registers 10 (CSIM10)	00H
	Serial clock selection registers 10 (CSIC10)	00H
LCD controller/driver	LCD mode register (LCDMD)	00H
	LCD display mode register (LCDM)	00H
	LCD clock control register 0 (LCDC0)	00H
Manchester code	Transmit buffer register (MC0TX)	FFH
generator	Transmit bit count specification register (MC0BIT)	07H
	Control register 0 (MC0CTL0)	10H
	Control register 1 (MC0CTL1)	00H
	Control register 2 (MC0CTL2)	1FH
	Status register (MC0STR)	00H
Key interrupt	Key return mode register (KRM)	00H
Reset function	Reset control flag register (RESF)	00H ^{Note 2}
Low-voltage detector	Low-voltage detection register (LVIM)	00H ^{Note 2}
	Low-voltage detection level selection register (LVIS)	00H ^{Note 2}

Table 23-2. Hardware Statuses After Reset Acknowledgment (3/4)

Notes 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

2. These values vary depending on the reset source.

	Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
Register					
RESF	WDTRF bit	Cleared (0)	Cleared (0)	Set (1)	Held
	LVIRF bit			Held	Set (1)
LVIM		Cleared (00H)	Cleared (00H)	Cleared (00H)	Held
LVIS					

23.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0/LE3. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-clear (POC) circuit, and reading RESF set RESF to 00H.

Figure 23-5. Format of Reset Control Flag Register (RESF)



WDTRF	Internal reset request by watchdog timer (WDT)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

LVIRF	Internal reset request by low-voltage detector (LVI)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

Note The value after reset varies depending on the reset source.

Caution Do not read data by a 1-bit memory manipulation instruction.

The status of RESF when a reset request is generated is shown in Table 23-3.

Table 23-3. RESF Status When Reset Request Is Generated

Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
Flag				
WDTRF	Cleared (0)	Cleared (0)	Set (1)	Held
LVIRF			Held	Set (1)

(2) Low-voltage detection level selection register (LVIS)

This register selects the low-voltage detection level.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

The generation of a reset signal other than an LVI reset clears this register to 00H.

Figure 25-3. Format of Low-Voltage Detection Level Selection Register (LVIS)

Address:	FFBFH Aft	ter reset: 00H	H ^{Note} R/W					
Symbol	7	6	5	4	3	2	1	0
LVIS	0	0	0	0	LVIS3	LVIS2	LVIS1	LVIS0
- - - - - - - - - - - - - - - - - - -	LVIS3	LVIS2	LVIS1	LVIS0	Detection level			
	0	0	0	0	VLVI0 (4.24 \	/ ±0.1 V)		
	0	0	0	1	V _{LVI1} (4.09 V ±0.1 V)			
	0	0	1	0	VLVI2 (3.93 V ±0.1 V)			
	0	0	1	1	VLVI3 (3.78 V ±0.1 V)			
	0	1	0	0	VLVI4 (3.62 V ±0.1 V)			
	0	1	0	1	VLVI5 (3.47 V ±0.1 V)			
	0	1	1	0	VLVI6 (3.32 V ±0.1 V)			
	0	1	1	1	VLVI7 (3.16 V ±0.1 V)			
	1	0	0	0	VLVI8 (3.01 V ±0.1 V)			
	1	0	0	1	V _{LVI9} (2.85 V ±0.1 V)			
	1	0	1	0	VLVI10 (2.70 V ±0.1 V)			
	1	0	1	1	VLVI11 (2.55 V ±0.1 V)			
	1	1	0	0	VLVI12 (2.39 V ±0.1 V)			
	1	1	0	1	VLVI13 (2.24 V ±0.1 V)			
	1	1	1	0	VLVI14 (2.08 V ±0.1 V)			
	1	1	1	1	VLVI15 (1.93 V ±0.1 V)			

Note The value of LVIS is not reset but retained as is, upon a reset by LVI. It is cleared to 00H upon other resets.

Cautions 1. Be sure to clear bits 4 to 7 to "0".

- 2. Do not change the value of LVIS during LVI operation.
- 3. When an input voltage from the external input pin (EXLVI) is detected, the detection voltage (VEXLVI = 1.21 V (TYP.)) is fixed. Therefore, setting of LVIS is not necessary.