# E. Renesas Electronics America Inc - UPD78F0461GK-GAJ-AX Datasheet



Welcome to E-XFL.COM

## What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

## Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	10MHz
Connectivity	3-Wire SIO, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	46
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b, 3x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0461gk-gaj-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H, and the on-chip debug security IDs to 0085H to 008EH.

When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H, and the on-chip debug security IDs to 0085H to 008EH and 1085H to 108EH.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.8 Security Setting).
- 3. However, FA26H and FA27H can be used (See 13.3 Registers Used in 16-Bit  $\Delta\Sigma$  Type A/D Converter).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.



<R>

# 4.3 Registers Controlling Port Function

Port functions are controlled by the following seven types of registers.

- Port mode registers (PM1 to PM4, PM8, PM10 to PM12, PM14, PM15)
- Port registers (P1 to P4, P8, P10 to P12, P14, P15)
- Pull-up resistor option registers (PU1, PU3, PU4, PU8, PU10 to PU12, PU14, PU15)
- Port function register 1 (PF1)
- Port function register 2 (PF2)<sup>Note 1</sup>
- Port function register ALL (PFALL)
- A/D port configuration register 0 (ADPC0)<sup>Note 2</sup>

# **Notes 1.** μPD78F044x and 78F045x only

**2.** μPD78F045x and 78F046x only

# (1) Port mode registers (PM1 to PM4, PM8, PM10 to PM12, PM14, PM15)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register by referencing **4.5** Settings of PFALL, PF2, PF1, ISC, Port Mode Register, and Output Latch When Using Alternate Function.

# (4) Port function register 1 (PF1)

This register sets the pin functions of P13/SO10/TxD0/<TxD6> pin. PF1 is set using a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets PF1 to 00H.

# Figure 4-24. Format of Port Function Register 1 (PF1)

### Address: FF20H After reset: 00H R/W Symbol 7 6 5 4 3 2 1 0 PF1 0 0 0 PF13 0 0 0 0

PF13	Port (P13), CSI10, UART0, and UART6 output specification
0	Used as P13 or SO10
1	Used as TxD0 or TxD6

# (5) Port function register 2 (PF2) (µPD78F044x and 78F045x only)

This register sets whether to use pins P20 to P27 as port pins (other than segment output pins) or segment output pins.

PF2 is set using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PF2 to 00H.

# Figure 4-25. Format of Port Function Register 2 (PF2)

# Address: FFB5H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
PF2	PF27	PF26	PF25	PF24	PF23	PF22	PF21	PF20

PF2n	Port/segment output specification
0	Used as port (other than segment output)
1	Used as segment output

**Remark** n = 0 to 7

Pin Name	Alternate Function		PFALL,	PF1	ISC	PM××	P××
	Function Name	I/O	PF2 <sup>Note 4</sup>				
P11	SCK10	Input	-			1	×
		Output	-			0	1
P12	SI10	Input	-			1	×
	RxD0	Input	-			1	×
	<rxd6></rxd6>	Input	-		ISC4 = 0, $ISC5 = 1^{Notes 5, 7}$	1	×
P13 <sup>Note 10</sup>	SO10	Output	_	PF13 = 0		0	0
	TxD0	Output	_	PF13 = 1		0	×
	<txd6></txd6>	Output	-	PF13 = 1	ISC4 = 0, ISC5 = 1	0	×
P14	INTP4	Input	-			1	×
P20 to P27 <sup>Note 2</sup>	SEG31 to SEG24 <sup>Note 11</sup>	Output	1			×	×
	ANI0 to ANI7 <sup>Note 1</sup>	Input	0			1	×
	DS0± to DS2± <sup>Note 8</sup>	Input	0			1	×
	REF± <sup>Note 8</sup>	Input	0			1	×
P31	TOH1	Output	-			0	0
	INTP3	Input	_			1	×
P32	TOH0	Output	_			0	0
	MCGO	Output	_			0	0
P33	TI000	Input	_		ISC1 = 0	1	×
	RTCDIV	Output	_			0	0
	RTCCL	Output	-			0	0
	BUZ	Output	_			0	0
	INTP2	Input	-			1	×
P34	TI52	Input	-		Note 6	1	×
	TI010	Input	-			1	×
	TO00	Output	-			0	0
	RTC1HZ	Output	-			0	0
	INTP1	Input	_			1	×

# Table 4-5. Settings of PFALL, PF2, PF1, ISC, Port Mode Register, and Output Latch When Using Alternate Function (1/2)

(Note and Remark are listed on the page after next.)

٦

# 6.3 Registers Controlling 16-Bit Timer/Event Counter 00

Registers used to control 16-bit timer/event counter 00 are shown below.

- 16-bit timer mode control register 00 (TMC00)
- Capture/compare control register 00 (CRC00)
- 16-bit timer output control register 00 (TOC00)
- Prescaler mode register 00 (PRM00)
- Input switch control register (ISC)
- Port mode register 3 (PM3)
- Port register 3 (P3)

# (1) 16-bit timer mode control register 00 (TMC00)

TMC00 is an 8-bit register that sets the 16-bit timer/event counter 00 operation mode, TM00 clear mode, and output timing, and detects an overflow.

Rewriting TMC00 is prohibited during operation (when TMC003 and TMC002 = other than 00). However, it can be changed when TMC003 and TMC002 are cleared to 00 (stopping operation) and when OVF00 is cleared to 0. TMC00 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets TMC00 to 00H.

# Caution 16-bit timer/event counter 00 starts operation at the moment TMC002 and TMC003 are set to values other than 00 (operation stop mode), respectively. Set TMC002 and TMC003 to 00 to stop the operation.

# Figure 6-42. Example of Register Settings for PPG Output Operation

# (a) 16-bit timer mode control register 00 (TMC00)



# (b) Capture/compare control register 00 (CRC00)



# (c) 16-bit timer output control register 00 (TOC00)



# (d) Prescaler mode register 00 (PRM00)



# (e) 16-bit timer counter 00 (TM00)

By reading TM00, the count value can be read.

# (f) 16-bit capture/compare register 000 (CR000)

An interrupt signal (INTTM000) is generated when the value of this register matches the count value of TM00. The count value of TM00 is cleared.

# (g) 16-bit capture/compare register 010 (CR010)

An interrupt signal (INTTM010) is generated when the value of this register matches the count value of TM00. The count value of TM00 is not cleared.

# Caution Set values to CR000 and CR010 such that the condition $0000H \le CR010 < CR000 \le FFFFH$ is satisfied.

# 6.5 Special Use of TM00

# 6.5.1 Rewriting CR010 during TM00 operation

In principle, rewriting CR000 and CR010 of the 78K0/LE3 when they are used as compare registers is prohibited while TM00 is operating (TMC003 and TMC002 = other than 00).

However, the value of CR010 can be changed, even while TM00 is operating, using the following procedure if CR010 is used for PPG output and the duty factor is changed (when setting CR010 to a smaller or larger value than the current value, rewrite the CR010 value immediately after a match between CR010 and TM00 or between CR000 and TM00. When CR010 is rewritten immediately before a match between CR010 and TM00 or between CR000 and TM00, an unexpected operation may be performed).

# Procedure for changing value of CR010

- <1> Disable interrupt INTTM010 (TMMK010 = 1).
- <2> Disable reversal of the timer output when the value of TM00 matches that of CR010 (TOC004 = 0).
- <3> Change the value of CR010.
- <4> Wait for one cycle of the count clock of TM00.
- <5> Enable reversal of the timer output when the value of TM00 matches that of CR010 (TOC004 = 1).
- <6> Clear the interrupt flag of INTTM010 (TMIF010 = 0) to 0.
- <7> Enable interrupt INTTM010 (TMMK010 = 0).

# Remark For TMIF010 and TMMK010, see CHAPTER 20 INTERRUPT FUNCTIONS.

# 6.5.2 Setting LVS00 and LVR00

# (1) Usage of LVS00 and LVR00

LVS00 and LVR00 are used to set the default value of the TO00 output and to invert the timer output without enabling the timer operation (TMC003 and TMC002 = 00). Clear LVS00 and LVR00 to 00 (default value: low-level output) when software control is unnecessary.

LVS00	LVR00	Timer Output Status
0	0	Not changed (low-level output)
0	1	Cleared (low-level output)
1	0	Set (high-level output)
1	1	Setting prohibited

# (10) Week count register (WEEK)

The WEEK register is an 8-bit register that takes a value of 0 to 6 (decimal) and indicates the count value of weekdays.

It counts up in synchronization with the day counter.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Set a decimal value of 00 to 06 to this register in BCD code. If a value outside this range is set, the register value returns to the normal value after 1 period.

WEEK can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

## Figure 9-11. Format of Week Count Register (WEEK)

Address: FF6	5H After res	et: 00H R/W	,					
Symbol	7	6	5	4	3	2	1	0
WEEK	0	0	0	0	0	WEEK4	WEEK2	WEEK1

<R>

Caution The value corresponding to the month count register or the day count register is not stored in the week count register automatically. After reset release, set the week count register as follow.

Day	WEEK
Sunday	00H
Monday	01H
Tuesday	02H
Wednesday	03H
Thursday	04H
Friday	05H
Saturday	06H

# Correction example <2>

Example of correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm)

# [Measuring the oscillation frequency]

The oscillation frequency<sup>Note</sup> of each product is measured by outputting about 32 kHz from the RTCCL pin or outputting about 1 Hz from the RTC1HZ pin when the watch error correction register is set to its initial value (00H).

**Note** See **9.4.5 1 Hz output of real-time counter** for the setting procedure of outputting about 1 Hz from the RTC1HZ pin, and **9.4.6 32.768 kHz output of real-time counter** for the setting procedure of outputting about 32 kHz from the RTCCL pin.

# [Calculating the correction value]

(When the output frequency from the RTCCL pin is 0.9999817 Hz)

Oscillation frequency = 32768  $\times$  0.9999817  $\approx$  32767.4 Hz

Assume the target frequency to be 32768 Hz (32767.4 Hz + 18.3 ppm) and DEV to be 1.

The expression for calculating the correction value when DEV is 1 is applied.

Correction value = Number of correction counts in 1 minute

= (Oscillation frequency $\div$ Target frequency – 1) $ imes$ 32768 $ imes$	60
= (32767.4 ÷ 32768 – 1) × 32768 × 60	
= -36	

[Calculating the values to be set to (F6 to F0)]

(When the correction value is -36)

If the correction value is 0 or less (when speeding up), assume F6 to be 1. Calculate (F5, F4, F3, F2, F1, F0) from the correction value.

– {(/F5, /F4, /F3, /F2, /F1, /F0) + 1} × 2	= -36
(/F5, /F4, /F3, /F2, /F1, /F0)	= 17
(/F5, /F4, /F3, /F2, /F1, /F0)	= (0, 1, 0, 0, 0, 1)
(F5, F4, F3, F2, F1, F0)	= (1, 0, 1, 1, 1, 0)

Consequently, when correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm), setting the correction register such that DEV is 1 and the correction value is -36 (bits 6 to 0 of SUBCUD: 1101110) results in 32768 Hz (0 ppm).

Figure 9-27 shows the operation when (DEV, F6, F5, F4, F3, F2, F1, F0) is (1, 1, 1, 0, 1, 1, 1, 0).

PS01	PS00	Transmission operation	Reception operation
0	0	Does not output parity bit.	Reception without parity
0	1	Outputs 0 parity.	Reception as 0 parity <sup>Note</sup>
1	0	Outputs odd parity.	Judges as odd parity.
1	1	Outputs even parity.	Judges as even parity.

# Figure 14-2. Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0) (2/2)

CL0	Specifies character length of transmit/receive data
0	Character length of data = 7 bits
1	Character length of data = 8 bits

SL0	Specifies number of stop bits of transmit data
0	Number of stop bits = 1
1	Number of stop bits = 2

**Note** If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE0) of asynchronous serial interface reception error status register 0 (ASIS0) is not set and the error interrupt does not occur.

Cautions 1. To start the transmission, set POWER0 to 1 and then set TXE0 to 1. To stop the transmission, clear TXE0 to 0, and then clear POWER0 to 0.

- 2. To start the reception, set POWER0 to 1 and then set RXE0 to 1. To stop the reception, clear RXE0 to 0, and then clear POWER0 to 0.
- 3. Set POWER0 to 1 and then set RXE0 to 1 while a high level is input to the RxD0 pin. If POWER0 is set to 1 and RXE0 is set to 1 while a low level is input, reception is started.
- 4. TXE0 and RXE0 are synchronized by the base clock (fxcLK0) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.
- 5. Set transmit data to TXS0 at least one base clock (fxcLK0) after setting TXE0 = 1.
- 6. Clear the TXE0 and RXE0 bits to 0 before rewriting the PS01, PS00, and CL0 bits.
- 7. Make sure that TXE0 = 0 when rewriting the SL0 bit. Reception is always performed with "number of stop bits = 1", and therefore, is not affected by the set value of the SL0 bit.
- 8. Be sure to set bit 0 to 1.

# (4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

# Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.





As shown in Figure 14-13, the latch timing of the receive data is determined by the counter set by baud rate generator control register 0 (BRGC0) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$ 

Brate:Baud rate of UART0k:Set value of BRGC0FL:1-bit data lengthMargin of latch timing: 2 clocks

Figure 15-18 shows an example of the continuous transmission processing flow.







# (12) Remote controller receive DH1S compare register (RMDH1S)

This register is used to detect the high level of remote controller data 1 (short side). RMDH1S is set with an 8-bit memory manipulation instruction. Reset signal generation sets RMDH1S to 00H.

# (13) Remote controller receive DH1L compare register (RMDH1L)

This register is used to detect the high level of remote controller data 1 (long side). RMDH1L is set with an 8-bit memory manipulation instruction. Reset signal generation sets RMDH1L to 00H.



Note RIN is generated in type A reception mode, and RIN is generated in type B and type C reception modes.

# 19.4.7 Timing

Operation varies depending on the positions of the RIN input waveform below.

(1) Guide pulse high level width determination (Type A, Type B reception modes only)



**Note** RIN is generated in type A reception mode, and RIN is generated in type B reception mode.

Relationship Between RMGPHS/RMGPHL/Counter	Position of Waveform	Corresponding Operation
Counter < RMGPHS	<1>: Short	Measuring guide pulse high-level width is started from the next rising edge.
RMGPHS ≤ counter < RMGPHL	<2>: Within the range	INTGP is generated. Data measurement is started.
RMGPHL ≤ counter	<3>: Long	Measuring guide pulse high-level width is started from the next rising edge.

# (2) Guide pulse low level width determination (Type B reception mode only)



Relationship Between RMGPLS/RMGPLL/Counter	Position of Waveform	Corresponding Operation
Counter < RMGPLS	<1>: Short	Measuring guide pulse high-level width is started from the next rising edge.
RMGPLS ≤ counter < RMGPLL	<2>: Within the range	INTGP is generated. Data measurement is started.
RMGPLL ≤ counter	<3>: Long	Measuring guide pulse high-level width is started from the next rising edge.

	Hardware					
Program counter (PC	2)	The contents of the reset vector table (0000H, 0001H) are set.				
Stack pointer (SP)		Undefined				
Program status word	02H					
RAM	Data memory	Undefined <sup>Note 2</sup>				
	General-purpose registers	Undefined <sup>Note 2</sup>				
Port registers (P1 to	P4, P8, P10 to P12, P14, P15) (output latches)	00H				
Port mode registers	(PM1 to PM4, PM8, PM10 to PM12, PM14, PM15)	FFH				
Pull-up resistor optic	00H					
Port function register	00H					
Port function register	Port function register 2 (PF2)					
Port function register	00H					
Internal expansion F	0CH <sup>Note 3</sup>					
Internal memory size	e switching register (IMS)	CFH <sup>Note 3</sup>				
Clock operation mod	Je select register (OSCCTL)	00H				
Processor clock con	trol register (PCC)	01H				
Internal oscillation m	ode register (RCM)	80H				
Main OSC control re	gister (MOC)	80H				
Main clock mode rec	jister (MCM)	00H				
Oscillation stabilizati	on time counter status register (OSTC)	00H				
Oscillation stabilizati	on time select register (OSTS)	05H				
Internal high-speed	oscillation trimming register (HIOTRM)	10H				
16-bit timer/event	Timer counters 00 (TM00)	0000H				
counters 00	Capture/compare registers 000, 010 (CR000, CR010)	0000H				
	Mode control registers 00 (TMC00)	00H				
	Prescaler mode registers 00 (PRM00)	00H				
	Capture/compare control registers 00 (CRC00)	00H				
	Timer output control registers 00 (TOC00)	00H				
8-bit timer/event	Timer counters 50, 51, 52 (TM50, TM51, TM52)	00H				
counters 50, 51, 52	Compare registers 50, 51, 52 (CR50, CR51, CR52)	00H				
	Timer clock selection registers 50, 51, 52 (TCL50, TCL51, TCL52)	00H				
	Mode control registers 50, 51, 52 (TMC50, TMC51, TMC52)	00H				

# Table 23-2. Hardware Statuses After Reset Acknowledgment (1/4)

**Notes 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

- 2. When a reset is executed in the standby mode, the pre-reset status is held even after reset.
- **3.** The initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) after a reset release are constant (IMS = CFH, IXS = 0CH) in all the 78K0/LE3 products, regardless of the internal memory capacity. Therefore, after a reset is released, be sure to set the following values for each product.

Flash Memory Version (78K0/LE3)	IMS	IXS
μPD78F0441, 78F0451, 78F0461	04H	0CH
μPD78F0442, 78F0452, 78F0462	C6H	
μPD78F0443, 78F0453, 78F0463	C8H	
μPD78F0444, 78F0454, 78F0464	ССН	0AH
μPD78F0445, 78F0455, 78F0465	CFH	

# 27.6 Connection of Pins on Board

To write the flash memory on-board, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

# 27.6.1 FLMD0 pin

In the normal operation mode, 0 V is input to the FLMD0 pin. In the flash memory programming mode, the V<sub>DD</sub> write voltage is supplied to the FLMD0 pin. An FLMD0 pin connection example is shown below.

Figure 27-8. FLMD0 Pin Connection Example



# 27.6.2 Serial interface pins

The pins used by each serial interface are listed below.

Table 27-5.	Pins Used	by Each Serial	Interface
-------------	-----------	----------------	-----------

Serial Interface	Pins Used
CSI10	SO10, SI10, SCK10
UART6	TxD6, RxD6

To connect the dedicated flash memory programmer to the pins of a serial interface that is connected to another device on the board, care must be exercised so that signals do not collide or that the other device does not malfunction.

# <R> Recommended Oscillator Constants

(1	) X1	Oscillator: 0	Ceramic resonator	(TA = -	40 to +85°C)	

Manufacturer	Part Number	SMD/ Lead	Frequency (MHz)	Recommended circuit invariable		Oscil Voltage	llation e Range
				C1 (pF)	C2 (pF)	MIN.(V)	MAX.(V)
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.00	Internal (47)	Internal (47)	1.8	5.5
	CSTLS4M00G56-B0	Lead	4.00	Internal (47)	Internal (47)		
	CSTCR4M00G55-R0	SMD		Internal (39)	Internal (39)		
	CSTLS4M19G56-B0	Lead	4.194	Internal (47)	Internal (47)		
	CSTCR4M19G55-R0	SMD		Internal (39)	Internal (39)		
	CSTLS4M91G56-B0	Lead	4.915	Internal (47)	Internal (47)	2.0	
	CSTCR4M91G55-R0	SMD		Internal (39)	Internal (39)	1.8	
	CSTLS5M00G56-B0	Lead	5.00	Internal (47)	Internal (47)	2.0	
	CSTCR5M00G55-R0	SMD		Internal (39)	Internal (39)	1.8	
	CSTLS6M00G56-B0	Lead	6.00	Internal (47)	Internal (47)	2.2	
	CSTCR6M00G55-R0	SMD		Internal (39)	Internal (39)	1.9	
	CSTLS8M00G56-B0	Lead	8.00	Internal (47)	Internal (47)	2.2	
	CSTCE8M00G55-R0	SMD		Internal (33)	Internal (33)	1.8	
	CSTLS8M38G56-B0	Lead	8.388	Internal (47)	Internal (47)	2.2	
	CSTCE8M38G55-R0	SMD		Internal (33)	Internal (33)	1.8	
	CSTLS10M0G53-B0	SMD	10.0	Internal (15)	Internal (15)	1.8	
	CSTCE10M0G55-R0	SMD		Internal (33)	Internal (33)	2.1	
Murata Mfg.	CSTLS4M91G53-B0	Lead	4.915	Internal (15)	Internal (15)	1.8	5.5
(low-capacitance	CSTLS5M00G53-B0	Lead	5.00	Internal (15)	Internal (15)	1.8	
products)	CSTCR6M00G53-R0	SMD	6.00	Internal (15)	Internal (15)	1.8	
	CSTLS6M00G53-B0	Lead		Internal (15)	Internal (15)	1.8	
	CSTLS8M00G53-B0	Lead	8.00	Internal (15)	Internal (15)	1.8	
	CSTLS8M38G53-B0	Lead	8.388	Internal (15)	Internal (15)	1.8	
	CSTCE10M0G52-R0	SMD	10.0	Internal (10)	Internal (10)	1.8	

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/LE3 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

# Standard products

# DC Characteristics (1/5)

# (TA = -40 to +85°C, 1.8 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, Vss = AVss = 0 V)

Parameter	Symbol	Condition	S	MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note1</sup>	Іон1	Per pin for P11 to P14,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-3.0	mA
		P31 to P34, P40 to P44,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-2.5	mA
		P120	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-1.0	mA
		Per pin for P80 to P83,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-0.1	mA
		P100 to P103, P110 to P113,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-0.1	mA
		P 140 to P 143, P 150 to P 153	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-0.1	mA
		Total <sup>Note3</sup> of P11 to P14,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-20.0	mA
		P31 to P34, P40 to P44,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-10.0	mA
		P120	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-5.0	mA
		Total <sup>Note3</sup> of P80 to P83,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-2.8	mA
		P100 to P103, P110 to P113,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-2.8	mA
		P 140 10 P 143, P 150 10 P 153	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-2.8	mA
		Total <sup>Note3</sup> of all pins	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-22.8	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-12.8	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-7.8	mA
	Іон2	Per pin for P20 to P27	AVREF = VDD			-0.1	mA
Output current, low <sup>Note2</sup>	Iol1	Per pin for P11 to P14, P31 to P34, P40 to P44, P120 Per pin for P80 to P83, P100 to P103, P110 to P113, P140 to P143, P150 to P153	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			8.5	mA
Culput current, low			$2.7~V \leq V_{\text{DD}} < 4.0~V$			5.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.0	mA
			$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			0.4	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			0.4	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			0.4	mA
		Total <sup>Note3</sup> of P11 to P14,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20.0	mA
		P31 to P34, P40 to P44,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			15.0	mA
		F IZU	$1.8~V \leq V_{\text{DD}} < 2.7~V$			9.0	mA
		Total <sup>Note3</sup> of P80 to P83,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			11.2	mA
		P100 to P103, P110 to P113, P140 to P143, P150 to P153	$2.7~V \leq V_{\text{DD}} < 4.0~V$			11.2	mA
		1 140 101 143,1 130 101 133	$1.8~V \leq V_{\text{DD}} < 2.7~V$			11.2	mA
		Total <sup>Note3</sup> of all pins	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			31.2	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			26.2	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			20.2	mA
	IOL2	Per pin for P20 to P27	AVREF = VDD			0.4	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from  $V_{DD}$  to an output pin.

2. Value of current at which the device operation is guaranteed even if the current flows from an output pin to GND.

- **3.** Specification under conditions where the duty factor is 70% (time for which current is output is  $0.7 \times t$  and time for which current is not output is  $0.3 \times t$ , where t is a specific time). The total output current of the pins at a duty factor of other than 70% can be calculated by the following expression.
  - Where the duty factor of IoH is n%: Total output current of pins = (IoH  $\times$  0.7)/(n  $\times$  0.01)

<Example> Where the duty factor is 50%, Iон = 20.0 mA

Total output current of pins =  $(20.0 \times 0.7)/(50 \times 0.01) = 28.0 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

# Standard products

# (2) Serial interface

(TA = -40 to +85°C, 1.8 V  $\leq$  VDD  $\leq$  5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					250	kbps

# (3) Serial interface

(TA = -40 to +85°C, 1.8 V  $\leq$  V dd  $\leq$  5.5 V, Vss = AVss = 0 V)

# (a) UART6 (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

# (b) UART0 (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

Standard products

# <R> 16-bit $\Delta\Sigma$ type A/D Converter Characteristics ( $\mu$ PD78F046x only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions				TYP.	MAX.	Unit
Resolution	Res2		8		16	bit		
Sampling clock <sup>Note 1</sup>	fvp	At differential input		$3.5~V \leq AV_{\text{REF}} \leq 5.5~V$	0.016		1.25	MHz
				$2.7~V \leq AV_{\text{REF}} < 3.5~V$	0.016		0.625	MHz
		At single input		$2.85~V \leq AV_{\text{REF}} \leq 5.5~V$	0.016		0.625	MHz
				$2.7~V \leq AV_{\text{REF}} < 2.85~V$	0.016		0.525	MHz
Integral non-linearity error (relative accuracy)	ILE2	At differential input <sup>Note 2</sup>	14-bit resolution <sup>Note 3</sup>	$AV_{REF} = 5.0 V$		±1.0		LSB
				$3.5~V \leq AV_{\text{REF}} \leq 5.5~V$		±1.7		LSB
				$2.7~V \leq AV_{\text{REF}} < 3.5~V$		±2.6		LSB
		At single 12-bit resolution <sup>Note 3</sup>			±2.8		LSB	
Differential non-linearity error (relative accuracy)	Dle2	At differential input <sup>№te 2</sup>	14-bit resolution <sup>Note 3</sup>	AV <sub>REF</sub> = 5.0 V		±1.0		LSB
				$3.5~V \leq AV_{\text{REF}} \leq 5.5~V$		±1.7		LSB
				$2.7~V \leq AV_{\text{REF}} < 3.5~V$		±2.6		LSB
		At single 12-bit resolution <sup>Note 3</sup> input <sup>Note 2</sup>				±2.8		LSB
Offset	EOS	At differential input				±0.032		%FSR
		At single input				±0.16		%FSR
Gain error	GE	At differential input				±0.09		%
		At single input				±0.1		%
Reference voltage	REF+					AVREF		V
	REF-					AVss		V
Analog input voltage	VAIN2	In high-accuracy mode OFF			0		REF+	V
		In high-accuracy mode ON			0.1REF+		0.9REF+	V

Notes 1. The conversion time can be calculated by using the following expression, based on the sampling clock (fvp) and set resolution (N bits).

Conversion time =  $2^N / f_{VP}$ 

- 2. These values apply when the high-accuracy mode is set to be on during differential input, or when the high-accuracy mode is set to be off during single input.
- 3. The characteristics of resolutions (N bits) other than those stated as conditions in the integral linearity error (ILE2) and differential linearity error (DLE2) columns can be calculated by using the following expressions.
  - During differential input ILE2 in N-bit resolution = ILE2 in 14-bit resolution × 2<sup>(N-14)</sup> DLE2 in N-bit resolution = DLE2 in 14-bit resolution × 2<sup>(N-14)</sup>
    During single input ILE2 in N-bit resolution = ILE2 in 12-bit resolution × 2<sup>(N-12)</sup>

 $D_{\text{LE2}}$  in N-bit resolution =  $D_{\text{LE2}}$  in 12-bit resolution  $\times$  2  $^{^{(N-12)}}$ 

**Remark** In the 16-bit  $\Delta\Sigma$  type A/D converter characteristics, the approximation line is defined by the least-squares method.