



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	eZ80
Core Size	8-Bit
Speed	50MHz
Connectivity	Ethernet, I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	32
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/ez80f91az050eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ilog ₂₃

LQFP Pin No	BGA Pin No	Symbol	Function	Signal Direction	Description
127	C7	TxD2	MII Transmit Data	Output	This pin is used by the Ethernet MAC for the MII Interface to the PHY. Transmit Data is synchronous to the rising-edge of Tx_CLK.
128	D7	TxD1	MII Transmit Data	Output	This pin is used by the Ethernet MAC for the MII Interface to the PHY. Transmit Data is synchronous to the rising-edge of Tx_CLK.
129	A6	TxD0	MII Transmit Data	Output	This pin is used by the Ethernet MAC for the MII Interface to the PHY. Transmit Data is synchronous to the rising-edge of Tx_CLK.
130	B6	Tx_EN	MII Transmit Enable	Output	This pin is used by the Ethernet MAC for the MII Interface to the PHY. Transmit Enable is synchronous to the rising-edge of Tx_CLK.
131	C6	Tx_CLK	MII Transmit Clock	Input	This pin is used by the Ethernet MAC for the MII Interface to the PHY. Transmit Clock is the Nibble or Symbol Clock provided by the MII PHY interface.
132	E7	Tx_ER	MII Transmit Error	Output	This pin is used by the Ethernet MAC for the MII Interface to the PHY. Transmit Error is synchronous to the rising-edge of Tx_CLK.
133	A5	V _{DD}	Power Supply		Power Supply.
134	B5	V _{SS}	Ground		Ground.
135	D6	Rx_ER	MII Receive Error	Input	This pin is used by the Ethernet MAC for the MII Interface to the PHY. Receive Error is provided by the MII PHY interface synchronous to the rising-edge of Rx_CLK.
136	C5	Rx_CLK	MII Receive Clock	Input	This pin is used by the Ethernet MAC for the MII Interface to the PHY. Receive Clock is the Nibble or Symbol Clock provided by the MII PHY interface.

Table 2. Pin Identification on the eZ80F91 Device (Continued)

ilog

Address			Reset	CPU	Page
(hex)	Mnemonic	Name	(hex)	Access	No
0026	EMAC_STAD_1	EMAC Station Address—Byte 1	00	R/W	304
0027	EMAC_STAD_2	EMAC Station Address—Byte 2	00	R/W	304
0028	EMAC_STAD_3	EMAC Station Address—Byte 3	00	R/W	304
0029	EMAC_STAD_4	EMAC Station Address—Byte 4	00	R/W	304
002A	EMAC_STAD_5	EMAC Station Address—Byte 5	00	R/W	304
002B	EMAC_TPTV_L	EMAC Transmit Pause	00	R/W	305
002C	EMAC_TPTV_H	EMAC Transmit Pause	00	R/W	305
002D	EMAC_IPGT	EMAC Inter-Packet Gap	15	R/W	306
002E	EMAC_IPGR1	EMAC Non-Back-Back IPG	0C	R/W	308
002F	EMAC_IPGR2	EMAC Non-Back-Back IPG	12	R/W	308
0030	EMAC_MAXF_L	EMAC Maximum Frame # Length—Low Byte	00	R/W	309
0031	EMAC_MAXF_H	EMAC Maximum Frame # Length—High Byte	06	R/W	310
0032	EMAC_AFR	EMAC Address Filter Register	00	R/W	311
0033	EMAC_HTBL_0	EMAC Hash Table—Byte 0	00	R/W	312
0034	EMAC_HTBL_1	EMAC Hash Table—Byte 1	00	R/W	312
0035	EMAC_HTBL_2	EMAC Hash Table—Byte 2	00	R/W	312
0036	EMAC_HTBL_3	EMAC Hash Table—Byte 3	00	R/W	312
0037	EMAC_HTBL_4	EMAC Hash Table—Byte 4	00	R/W	312
0038	EMAC_HTBL_5	EMAC Hash Table—Byte 5	00	R/W	312
0039	EMAC_HTBL_6	EMAC Hash Table—Byte 6	00	R/W	312
003A	EMAC_HTBL_7	EMAC Hash Table—Byte 7	00	R/W	312
003B	EMAC_MIIMGT	EMAC MII Management Register	00	R/W	313
003C	EMAC_CTLD_L	EMAC PHY Configuration # Data—Low Byte	00	R/W	314
003D	EMAC_CTLD_H	EMAC PHY Configuration # Data—High Byte	00	R/W	315
003E	EMAC_RGAD	EMAC PHY Register Address Register	00	R/W	315

Table 3. Register Map (Continued)

28

57

Interrupt Controller

The interrupt controller on the eZ80F91 deevroutes the interrupt request signals from the internal peripherals, external devices (tria internal port I/Q) and the nonmaskable interrupt (NMI) pin to the CPU.

Maskable Interrupts

On the eZ80F91 device, all mattike interrupts use the CPU's vectored interrupt function. The size of I register is modified to 16 bitts the eZ80F91 device differing from the previous versions of eZ80CPU, to allow for a 16 MB range of interrupt vector table placement. Additionally, the size of the IVECT regists increased from 8 bits to 9 bits to provide an interrupt vector table that is exped and more easily integrated with other interrupts.

The vectors are 4 bytes (32 bits) apart, **ethen**gh only 3 bytes (24 bits) are required. A fourth byte is implemented for bo**ph**rogrammability and expansion purposes.

Starting the interrupt vectors at h allows for easy implementation of the interrupt controller vectors with the RST vector table 12lists the interrupt veot sources by priority for each of the maskable interrupt sources are listed in order of their priority, with vector oh being the highest-priority terrupt. In ADL mode, the full 24-bit interrupt vector is located starting address {I[15:1], IVECT[8:0]}, where I[15:0] is the CPU's Interrupt Page Address register.

Priority	Vector	Source	Priority	Vector	Source
0	040h	EMAC Rx	 24	0A0h	Port B 0
1	044h	EMAC Tx	 25	0A4h	Port B 1
2	048h	EMAC SYS	 26	0A8h	Port B 2
3	04Ch	PLL	 27	0ACh	Port B 3
4	050h	Flash	 28	0B0h	Port B 4
5	054h	Timer 0	 29	0B4h	Port B 5
6	058h	Timer 1	 30	0B8h	Port B 6
7	05Ch	Timer 2	 31	0BCh	Port B 7
8	060h	Timer 3	 32	0C0h	Port C 0
9	064h	Unused*	 33	0C4h	Port C 1
10	068h	Unused*	 34	0C8h	Port C 2

Table 12. Interrupt Vector Sources by Priority







Intel[™] Bus Mode—Separate Address and Data Buses

During Read operations with separate addaess data buses, the Intel bus mode employs four states—T1, T2, T3, and T4 as listed Table 21

Table 21. Intel Bus Mode Read States—Separate Address and Data Buses

STATE T1	The Read cycle begins in State T1. The CPU drives the address onto the address bus and the associated chip select signal is asserted. The CPU drives the ALE signal High at the beginning of T1. In the middle of T1, the CPU drives ALE Low to facilitate the latching of the address.
STATE T2	During State T2, the CPU asserts the $\overline{\text{RD}}$ signal. Depending on the instruction, either the MREQ or IORQ signal is asserted.





Figure 18. Example: Motorola Bus Mode Read Timing

ilog

93

Random Access Memory

The eZ80F91 device features 8 KB (8192 bytes) of single-port data Random Access Memory (RAM) for general-purpose usedates KB of RAM for the EMAC. RAM is enabled or disabled, and it is relocated tot depeof any 64 KB page in memory. Data is passed to and from RAM via the 8-bit datas. On-chip RAM operates with zero wait states. EMAC RAM is accessed via the bubiter and executes with zero or one Wait states.

General-purpose RAM occupies memory addresses in the RAM Address Upper Byte register in the rang@RAM_ADDR_U[7:0], E000h} to {RAM_ADDR_U[7:0], FFFFh}. EMAC RAM occupies memory addresses in the rang@r_ADDR_U[7:0], C000h} to {RAM_ADDR_U[7:0], DFFFh}. Following a RESET, RAM is enabled when RAM_ADDR_U is set torFh. Figure 22displays a memory map for on-chip RAM. In this example, RAM_ADDR_U is set torh. Figure 22is not drawn to scale, as RAM occupies only a very small fraction of the available 16 MB address space.



Figure 22. Example: eZ80F91 On-Chip RAM Memory Addressing

When enabled, on-chip RAM assumes priorityer on-chip Flash memory and any memory chip selects that is also enabled in threes address space. If an address is generated in a range that is covered by both the RAM dress space and a particular memory chip

154

Pulse-Width Modulation Control Register 2

The PWM Control Register 2 (see ble 74 controls pulse-width modulation AND/OR and edge delay functions.

Table 74. PWM Control Register 2 (PWM_CTL2 = 007Ah)

Reset 0 0 0 0 0 0 0 0	it	7	6	5	4	3	2	1	0
	eset	0	0	0	0	0	0	0	0
CPU Access R/W R/W	PU Access	R/W							

Note: R/W = Read/Write.

Bi++		
Position	Value	Description
	00	Disable AND/OR features on PWM
[7:6] AON_EN	01	Enable AND logic on PWM
	10	Enable OR logic on PWM
	11	Disable AND/OR features on PWM
[5:4] AO_EN	00	Disable AND/OR features on PWM
	01	Enable AND logic on PWM
	10	Enable OR logic on PWM
	11	Disable AND/OR features on PWM

ilog ₁₇₀

Real-Time Clock Alarm Minutes Register

This register contains the alarm minutes call be value in the RTC_AMIN register is unchanged by a RESET. The current tise of BCD_EN determines whether the values in this register are binary (BCD_EN = 0) or binary-coded decimal (BCD_EN = 1). See Table 89

Table 89. Real-Time Clock Alarm Minutes Register (RTC_AMIN = 00E9h)

Bit	7	6	5	4	3	2	1	0
Reset	Х	Х	Х	Х	Х	Х	Х	Х
CPU Access	R/W							

Note: X = Unchanged by RESET; R/W = Read/Write.

Binary-Coded Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4]# ATEN_MIN	0–5	The tens digit of the alarm minutes value.
[3:0]# AMIN	0–9	The ones digit of the alarm minutes value.
Binary Operat	tion (BCD_	EN = 0)
Bit Position	Value	Description
[7:0]# AMIN	00h-3Bh	The alarm minutes value.

ilog

191

Bit #	Value	Description
FUSILION	value	Description
3# OUT2	0–1	No function in normal operation. In LOOP BACK mode, this bit is connected to the DCD bit in the UART Status Register.
2♯ OUT1	0—1	No function in normal operation. In LOOP BACK mode, this bit is connected to the RI bit in the UART Status Register.
1# RTS	0—1	Request to Send. In normal operation, the RTS output port is the inverse of this bit. In LOOP BACK mode, this bit is connected to the CTS bit in the UART Status Register.
0♯ DTR	0—1	Data Terminal Ready. In normal operation, the DTR output port is the inverse of this bit. In LOOP BACK mode, this bit is connected to the DSR bit in the UART Status Register.

UART Line Status Register

This register is used to show the state UART interrupts and registers. State 106

Table 106. UART Line Status Registers	(UART0_LSR = 00C5h, UART1_LSR = 00D5h)
---------------------------------------	--

Bit	7	6	5	4	3	2	1	0
Reset	0	1	1	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R
Note: R = Read only.								

Bit #		
Position	Value	Description
7♯ ERR	0	Always 0 when operating in with the FIFO disabled. With the FIFO enabled, this bit is reset when the UARTx_LSR register is read and there are no more bytes with error status in the FIFO.
	1	Error detected in the FIFO. There is at least 1 parity, framing or break indication error in the FIFO.
6♯ TEMT	0	Transmit holding register/FIFO is not empty or transmit shift register is not empty or transmitter is not idle.
	1	Transmit holding register/FIFO and transmit shift register are empty; and the transmitter is idle. This bit cannot be set to 1 during the BREAK condition. This bit only becomes 1 after the BREAK command is removed.

ilog ₁₉₉

Infrared Encoder/Decoder Register

After a RESET, the Infrared Encoder/Decodegilister is set to its default value. Any Writes to unused register bits are ignored regards return a value of 0. The IR_CTL register is listed inTable 110

Table 110. Infrared Encoder/Decoder Control Registers (IR_CTL = 00BFh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W
Note: R = Read only; R/W = Read/Write.								

Bit # Position	Valuo	Description
[7:4] MIN_PULSE	0000	Minimum receive pulse width control. When this field is equal to 0x0, the IrDA decoder uses edge detection to accept arbitrarily narrow (that is, short) input pulses.
	1h-Fh	When not equal to 0x0, this field forms the most-significant four bits of the 6-bit down-counter used to determine if an input pulse will be ignored because it is too narrow. The lower two counter bits are hard-coded to load with 0x3, resulting in a total down-count equal to ((IR_CTL[4:0]MIN_PULSE * 4) + 3). To be accepted, input pulses must have a width greater than or equal to the down-count value times the system clock period.
3	0	Reserved.
2#	0	Internal LOOP BACK mode is disabled.
LOOP_BACK	1	Internal LOOP BACK mode is enabled. IR_TxD output is inverted and connected to IR_RxD input for internal loop back testing.
1#	0	IR_RxD data is ignored.
IR_RxEN	1	IR_RxD data is passed to UART0 RxD.
0#	0	Endec is disabled.
IR_EN	1	Endec is enabled.

ilog ₂₀₂

SPI Signals

The four basic SPI signals are:

- MISO (Master In, Slave Out)
- MOSI (Master Out, Slave In)
- SCK (SPI Serial Clock)
- SS(Slave Select)

These SPI signals are discussed in the following graphs. Each signal is described in both MASTER and SLAVE modes.

Master In, Slave Out

The Master In, Slave Out (MISO) pin is configured as an input in a master device and as an output in a slave device. It is one of the times that transfer serial data, with the most-significant bit (msb) sent first. The MISO point a slave device is placed in a high-impedance state if the slave is not selected. When SPN is not enabled, this signal is in a high-impedance state.

Master Out, Slave In

The Master Out, Slave In (MOSI) pin is configedras an output in a master device and as an input in a slave device. It is one of the times that transfer serial data, with the msb sent first. When the SPI is not enable signal is in a high-impedance state.

Slave Select

The active Low Slave Select (Signut signal is used to seed the SPI as a slave device. It must be Low prior to all data communication of must stay Low for duration of the data transfer.

The SS input signal must be High for the Ste operate as a master device. If the Ste al goes Low in Master mode, a Mode Fault eftage (MODF) is set in the SPI_SR register. For more information, see PI Status Registern page 209.

When the clock phase (CPHA) is set tothe, shift clock is the logical OR of South SCK. In this clock phase mode, Soust go High between successive characters in an SPI message. When CPHA is set to 1, Source for sever SPI characters. In cases where there is only one SPI slave, it is Sould be tied Low as long as CPHA is set to 1. For momentation on CPHA, se SPI Control Register page 208.

Serial Clock

The Serial Clock (SCK) is used to synchizendata movement both in and out of the device via its MOSI and MISO pins. The masted slave are each capable of exchanging a byte of data during a sequence of eightclcycles. Because SCK is generated by the master, the SCK pin becomes an input onagesdevice. The SPI contains an internal

ilog

211

I²C Serial I/O Interface

I²C General Characteristics

The Inter-Integrated Circuit (\mathbb{C}) serial I/O bus is a two-ire communication interface that operates in four modes:

- MASTER TRANSMIT
- MASTER RECEIVE
- SLAVE TRANSMIT
- SLAVE RECEIVE

The f²C interface consists of a Serial Clock C(S) and Serial Data (SDA). Both SCL and SDA are bidirectional lines connected to aitives supply voltage via external pull-up resistor. When the bus is free, both lines laigh. The output stages of devices connected to the bus must be configured appendrain outputs. Data on the Clbus are transferred at a rate of up to 100 kbps in STANDARD mode, or up to 400 kbps in FAST mode. One clock pulse is generated for each data bit transferred.

Clocking Overview

If another device on the C bus drives the clock line when the Lis in MASTER mode, the C synchronizes its clock to the dus clock. The High period of the clock is determined by the device that generates the shortest High clock period. The Low period of the clock is determined by the device the device the device the longest Low clock period.

The Low period of the clock is stretched by a slave to slow down the bus master. The Low period is also stretched for handshaking psepso This result is accomplished after each bit transfer or each byte transfer. The stretches the clock after each byte transfer until the IFLG bit in the I2C_CTL register is cleared to 0.

Bus Arbitration Overview

In MASTER mode, the²C checks that each transmittlegic 1 appears on the²O bus as a logic 1. If another device on the bus oversuled pulls the SDA signal Low, arbitration is lost. If arbitration is lost during the transmission of a data byter a Not Acknowledge (NACK) bit, the ²C returns to an idle state. If arbitratics lost during the transmission of an address, the²C switches to SLAVE mode so that etcognizes its own slave address or the general call address.

Table 118. I²C Master Transmit Status Codes

Code	I ² C State	Microcontroller Response	Next I ² C Action	
18h	Addr+W transmitted ACK received ¹	For a 7-bit address: write byte to DATA, clear IFLG	Transmit data byte, receive ACK	
		Or set STA, clear IFLG	Transmit repeated START	
		Or set STP, clear IFLG	Transmit STOP	
		Or set STA & STP, clear IFLG	Transmit STOP then START	
		For a 10-bit address: write extended address byte to data, clear IFLG	Transmit extended address byte	
20h	Addr+W transmitted, ACK not received	Same as code 18h	Same as code 18h	
38h	Arbitration lost	Clear IFLG	Return to idle	
		Or set STA, clear IFLG	Transmit START when bus is free	
68h	Arbitration lost, # +W received, # ACK transmitted	Clear IFLG, AAK = 0 ²	Receive data byte, transmit NACK	
		Or clear IFLG, AAK = 1	Receive data byte, transmit ACK	
78h	Arbitration lost, General call address received, ACK transmitted	Same as code 68h	Same as code 68h	
B0h	Arbitration lost, # SLA+R received, #	Write byte to DATA, clear IFLG, clear AAK = 0	Transmit last byte, receive ACK	
	ACK transmitted ³	Or write byte to DATA, clear IFLG, set AAK = 1	Transmit data byte, receive ACK	
Notes				

W is defined as the Write bit; that is, the lsb is cleared to 0.
 AAK is an I²C control bit that identifies which ACK signal to transmit.

3. R is defined as the Read bit; that is, the lsb is set to 1.

If 10-bit addressing is used, the status code isor 20h after the first part of a 10-bit address, plus the Write bit, are successfully transmitted.

After this interrupt is serviced and the secpadt of the 10-bit address is transmitted, the I2C_SR register contains one of the codes listed able 119

ilog ₂₄₉

ZDI Bus Control Register

The ZDI Bus Control register controls bu**sque**sts during DEBUG mode. It enables or disables bus acknowledge in ZDI DEBUG mode allows ZDI to force assertion of the BUSACK signal. This register must only bus itten during ZDI DEBUG mode (that is, following a break). See able 140

Table 140. ZDI Bus Control Register (ZDI_BUS_CTL = 17h in the ZDI Register Write Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write Only.

Bit # Position	Value	Description
7 [#] ZDI_BUSAK_EN	0	Bus requests by external peripherals using the $\overline{\text{BUSREQ}}$ pin are ignored. The bus acknowledge signal, $\overline{\text{BUSACK}}$, is not asserted in response to any bus requests.
	1	Bus requests by external peripherals using the BUSREQ pin are accepted. A bus acknowledge occurs at the end of the current ZDI operation. The bus acknowledge is indicated by asserting the BUSACK pin in response to a bus request.
6♯ ZDI_BUSAK	0	Deassert the bus acknowledge pin ($\overline{\text{BUSACK}}$) to return control of the address and data buses back to ZDI.
	1	Assert the bus acknowledge pin ($\overline{\text{BUSACK}}$) to pass control of the address and data buses to an external peripheral.
[5:0]	000000	Reserved.

Instruction Store 4:0 Registers

The ZDI Instruction Store registers are located in the ZDI Register Write Only address space. They are written withsimuction data for direct exertion by the CPU. When the ZDI_IS0 register is written, the eZ80F91 dreviexits the ZDI break state and executes a single instruction. The opcodes and operandshe instruction cone from these Instruction Store registers. The Instruction Store Regi®tis the first byte fetched, followed by Instruction Store registers 1, 2, 3, and 4necessary. Only the bytes the CPU requires to execute the instruction must be stored instructions. Some CPU instructions, when combined with the MEMORY modsuffixes (.SIS, .SIL, .LISor .LIL), require 6 bytes to

Table 160. Exchange Instructions

Mnemonic	Instruction
EX	Exchange registers
EXX	Exchange CPU Multibyte register banks

Table 161. Input/Output Instructions

Mnemonic	Instruction
IN	Input from I/O
IN0	Input from I/O on Page 0
IND (INDR)	Input from I/O and Decrement (with Repeat)
INDRX	Input from I/O and Decrement Memory Address with Stationary I/O Address
IND2 (IND2R)	Input from I/O and Decrement (with Repeat)
INDM (INDMR)	Input from I/O and Decrement (with Repeat)
INI (INIR)	Input from I/O and Increment (with Repeat)
INIRX	Input from I/O and Increment Memory Address with Stationary I/O Address
INI2 (INI2R)	Input from I/O and Increment (with Repeat)
INIM (INIMR)	Input from I/O and Increment (with Repeat)
OTDM (OTDMR)	Output to I/O and Decrement (with Repeat)
OTDRX	Output to I/O and Decrement Memory Address with Stationary I/O Address
OTIM (OTIMR)	Output to I/O and Increment (with Repeat)
OTIRX	Output to I/O and Increment Memory Address with Stationary I/O Address
OUT	Output to I/O
OUT0	Output to I/0 on Page 0
OUTD (OTDR)	Output to I/O and Decrement (with Repeat)
OUTD2 (OTD2R)	Output to I/O and Decrement (with Repeat)
OUTI (OTIR)	Output to I/O and Increment (with Repeat)

ilog ₂₉₂

EMAC Interrupts

Eight different sources of interpts from the EMAC are listed inable 176

Table 176. EMAC Interrupts

Interrupt	Description				
EMAC System Interrupts					
Transmit State Machine Error	Bit 7 (TxFSMERR_STAT) of the EMAC Interrupt Status Register (EMAC_ISTAT). A Transmit State Machine Error must not occur. However, if this bit is set, the entire transmitter module must be reset.				
MIIMGT Done	Bit 6 (MGTDONE_STAT) of the Interrupt Status Register (EMAC_ISTAT). This bit is set when communicating to the PHY over the MII during a Read or Write operation.				
Receive Overrun	Bit 2 (Rx_OVR_STAT) of the Interrupt Status Register (EMAC_ISTAT). If this bit is set, all incoming packets are ignored until this bit is cleared by software.				
EMAC Transmitter Interrupts					
Transmit Control Frame	Transmit Control Frame = Bit 1 (Tx_CF_STAT) of the Interrupt Status Register (EMAC_ISTAT). Denotes when control frame transmission is complete.				
Transmit Done	Bit 0 (Tx_DONE_STAT) of the Interrupt Status Register (EMAC_ISTAT). Denotes when packet transmission is complete.				
EMAC Receiver Interrupts					
Receive Packet	Bit 5 (Rx_CF_STAT) of the Interrupt Status Register (EMAC_ISTAT). Denotes when packet reception is complete.				
Receive Pause Packet	Bit 4 (Rx_PCF_STAT) of the Interrupt Status Register (EMAC_ISTAT). Denotes when pause packet reception is complete.				
Receive Done	Bit 3 (Rx_DONE_STAT) of the Interrupt Status Register (EMAC_ISTAT). Denotes when packet reception is complete.				

EMAC Shared Memory Organization

Internal Ethernet SRAM shares memory wthe CPU. This memory is divided into the Transmit buffer and the Receive buffer by defining three registers, as listed below.

- Transmit Lower Boundary Pointer (TLBP)—shregister points to the start of the Transmit buffer in the internative shared memory space.
- Boundary Pointer (BP)—this register ptsinto the start of the Receive buffer.

ilog

325

EMAC Interrupt Status Register

When a Receive overrun coors, all incoming packets are ignored until the Rx_OVR_STAT status bit is cleared by softwaConsequently, sovirare controls when the receiver is re-enabled after an overEmable the Rx_OVR interput to detect overrun conditions when they occur. Car this condition when the Rouffers are freed to avoid additional overrun errors. See ble 216

Note: Status bits are not self-clearing. Each stabits cleared by writing a 1 into the selected bit.

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W							
Note: R/W = Read/Write.								

Table 216. EMAC Interrupt Status Register (EMAC_ISTAT = 004Dh)

Bit Position	Value	Description
7 TxFSMERR_STAT	1	An internal error occurs in the EMAC Transmit path. The Transmit path must be reset to reset this error condition.
	0	Normal operation—no Transmit state machine errors.
6 MGTDONE_STAT	1	The MII Management interrupt has completed a Read (RSTAT or SCAN) or a Write (LDCTLD) access to the PHY.
	0	The MII Management interrupt does not occur.
5 Rx_CF_STAT	1	Receive Control Frame interrupt (Receive Interrupt) occurs.
	0	Receive Control Frame interrupt does not occur.
4 Rx_PCF_STAT	1	Receive Pause Control Frame interrupt (Receive Interrupt) occurs.
	0	Disable Receive Pause Control Frame interrupt (Receive Interrupt) does not occur.
3	1	Receive Done interrupt (Receive Interrupt) occurs.
Rx_DONE_STAT	0	Disable Receive Done interrupt (Receive Interrupt) does not occur.
2	1	Receive Overrun interrupt (System Interrupt) occurs.
Rx_OVR_STAT	0	Receive Overrun interrupt (System Interrupt) does not occur.

ilog ₃₃₉

Electrical Characteristics

Absolute Maximum Ratings

Stresses greater than those liste dable 232 causes permanent damage to the device. These ratings are stress ratings only. Operation device at any condition outside those indicated in the operation at strong of these specifications not implied. Exposure to absolute maximum rating conditions for extended periods facts device reliability. For improved reliability, unused inputs muse tied to one of the supply voltages how V_{SS} .

Table 232. Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units	Notes
Ambient temperature under bias (°C)	-40	+105	°C	1
Storage temperature (°C)	-65	+150	С	
Voltage on any pin with respect to V _{SS}	-0.3	+5.5	V	2
Voltage on V_{DD} pin with respect to V_{SS}	-0.3	+3.6	V	
Total power dissipation		830	mW	
Maximum current out of V _{SS}		230	mA	
Maximum current into V _{DD}		230	mA	
Maximum current on input and/or inactive output pin	-15	+15	μA	
Maximum output current from active output pin	-8	+8	mA	
Flash memory Writes to Same Single Address	—	2	—	3
Flash Memory Data Retention	100	—	Years	
Flash Memory Write/Erase Endurance	10,000	_	Cycles	4

Notes

1. Operating temperature is specified in DC Characteristics.

2. This voltage applies to all pins except $X_{\mbox{\rm IN}}$ and $X_{\mbox{\rm OUT}}.$

- 3. Before next erase operation.
- 4. Write cycles.

DC Characteristics

Table 233on page 340 lists the DC characteristics of the eZ80F91 device.