

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	64
Number of Gates	-
Number of I/O	32
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/la4064v-75tn48e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	LA-ispMACH 4032Z	LA-ispMACH 4064Z	LA-ispMACH 4128Z
Macrocells	32	64	128
I/O + Dedicated Inputs	32+4	32+4/64+10	64+10
t _{PD} (ns)	7.5	7.5	7.5
t _S (ns)	4.5	4.5	4.5
t _{CO} (ns)	4.5	4.5	4.5
f _{MAX} (MHz)	168	168	168
Supply Voltage (V)	1.8V	1.8V	1.8V
Pins/Package	48-pin Lead-Free TQFP	48-pin Lead-Free TQFP 100-pin Lead-Free TQFP	100-pin Lead-Free TQFP

Table 2. LA-ispMACH 4000Z Automotive Family Selection Guide

The LA-ispMACH 4000V/Z automotive family offers densities ranging from 32 to 128 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP) packages ranging from 44 to 144 pins. Tables 1 and 2 show the macrocell, package and I/O options, along with other key parameters.

The LA-ispMACH 4000V/Z automotive family has enhanced system integration capabilities. It supports 3.3V (4000V and 1.8V (4000Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The LA-ispMACH 4000V/Z also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The LA-ispMACH 4000V/Z automotive family is in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to VCC (logic core).

Overview

The LA-ispMACH 4000V/Z automotive devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.



Figure 1. Functional Block Diagram

Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the LA-ispMACH 4000V/Z family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

Figure 7. ORP Slice



Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 6-10 provide the connection details.

Table 6. ORP Combinations for I/O Blocks with 8 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5

Figure 8. I/O Cell



Each output supports a variety of output standards dependent on the V_{CCO} supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the V_{CCO} supplied to its I/O bank. The I/O standards supported are:

- LVTTL
- LVCMOS 1.8
 3.3V PCI Compatible
- LVCMOS 3.3
- LVCMOS 2.5

All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, Pull-up Resistor or Pull-down Resistor. A fourth option is to provide none of these. The selection is done on a global basis. The default in both hardware and software is such that when the device is erased or if the user does not specify, the input structure is configured to be a Pull-up Resistor.

Each LA-ispMACH 4000V/Z automotive device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew setting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed.

Global OE Generation

Most LA-ispMACH 4000V/Z automotive family devices have a 4-bit wide Global OE Bus, except the LA-ispMACH 4032V and LA-ispMACH4032Z devices that have a 2-bit wide Global OE Bus. This bus is derived from a 4-bit internal global OE PT bus and two dual purpose I/O or GOE pins. Each signal that drives the bus can optionally be inverted.

Each GLB has a block-level OE PT that connects to all bits of the Global OE PT bus with four fuses. Hence, for a 128-macrocell device (with 16 blocks), each line of the bus is driven from 8 OE product terms. Figures 9 and 10 show a graphical representation of the global OE generation.

Absolute Maximum Ratings^{1, 2, 3}

	LA-ispMACH 4000V (3.3V)	LA-ispMACH 4000Z (1.8V)
Supply Voltage (V _{CC})	0.5 to 5.5V	0.5 to 2.5V
Output Supply Voltage (V _{CCO})	0.5 to 4.5V	0.5 to 4.5V
Input or I/O Tristate Voltage Applied ^{4, 5}	0.5 to 5.5V	0.5 to 5.5V
Storage Temperature	65 to 150°C	65 to 150°C
Junction Temperature (T_j) with Power Applied	55 to 150°C	55 to 150°C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with Lattice Thermal Management document is required.

- 3. All voltages referenced to GND.
- 4. Undershoot of -2V and overshoot of (V_{IH} (MAX) + 2V), up to a total pin voltage of 6.0V, is permitted for a duration of < 20ns.

5. Maximum of 64 I/Os per device with VIN > 3.6V is allowed.

Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Units
	LA-ispMACH 4000V Supply Voltage	3.0	3.6	V
V _{CC}	LA-ispMACH 4000Z Supply Voltage	1.7	1.9	V
	LA-ispMACH 4000Z, Extended Functional Voltage Operations	1.6 ¹	1.9	V
T _A	Ambient Temperature (Automotive)	-40	125	С

1. Devices operating at 1.6V can expect performance degradation up to 35%.

Erase Reprogram Specifications

Parameter	Min.	Max.	Units
Erase/Reprogram Cycle	1,000	—	Cycles

Note: Valid over commercial temperature range.

Hot Socketing Characteristics^{1,2,3}

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
1	Input or I/O Leakage Current	$0 \le V_{IN} \le 3.0V, Tj = 105^{\circ}C$	—	±30	±150	μΑ
I _{DK}	Input of I/O Leakage Current	$0 \le V_{IN} \le 3.0V, Tj = 130^{\circ}C$	_	±30	±200	μA

1. Insensitive to sequence of V_{CC} or V_{CCO.} However, assumes monotonic rise/fall rates for V_{CC} and V_{CCO.} provided (V_{IN} - V_{CCO}) \leq 3.6V.

2. $0 < V_{CC} < V_{CC}$ (MAX), $0 < V_{CCO} < V_{CCO}$ (MAX).

3. I_{DK} is additive to I_{PU}, I_{PD} or I_{BH}. Device defaults to pull-up until fuse circuitry is active.

I/O Recommended Operating Conditions

	V _{CCC}	_D (V) ¹
Standard	Min.	Max.
LVTTL	3.0	3.6
LVCMOS 3.3	3.0	3.6
Extended LVCMOS 3.3 ²	2.7	3.6
LVCMOS 2.5	2.3	2.7
LVCMOS 1.8	1.65	1.95
PCI 3.3	3.0	3.6

1. Typical values for $\mathrm{V}_{\mathrm{CCO}}$ are the average of the min. and max. values.

2. LA-ispMACH 4000Z only.

DC Electrical Characteristics

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I _{IL} , I _{IH} ^{1, 4}	Input Leakage Current (LA-ispMACH 4000Z)	$0 \le V_{IN} < V_{CCO}$	_	0.5	1	μA
	Input High Leakage Current	$3.6V < V_{IN} \le 5.5V, T_j = 105^{\circ}C$ $3.0V \le V_{CCO} \le 3.6V$	_		20	μA
I _{IH} ^{1, 2}	(LA-ispMACH 4000V)	$3.6V < V_{IN} \le 5.5V, T_j = 130^{\circ}C$ $3.0V \le V_{CCO} \le 3.6V$	—		50	μA
	Input High Leakage Current (LA-ispMACH 4000Z)	$V_{CCO} < V_{IN} \le 5.5V$	_	_	10	μA
	I/O Weak Pull-up Resistor Current (LA-ispMACH 4000V)	$0 \le V_{IN} \le 0.7 V_{CCO}$	-30	_	-200	μA
יייט	I/O Weak Pull-up Resistor Current (LA-ispMACH 4000Z)	$0 \le V_{IN} \le 0.7 V_{CCO}$	-30	_	-150	μA
I _{PD}	I/O Weak Pull-down Resistor Current	V_{IL} (MAX) $\leq V_{IN} \leq V_{IH}$ (MIN)	30		150	μA
I _{BHLS}	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL}$ (MAX)	30		—	μA
I _{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 V_{CCO}$	-30		_	μA
I _{BHLO}	Bus Hold Low Overdrive Current	$0V \le V_{IN} \le V_{BHT}$	—		150	μA
I _{BHHO}	Bus Hold High Overdrive Current	$V_{BHT} \le V_{IN} \le V_{CCO}$	—		-150	μΑ
V _{BHT}	Bus Hold Trip Points		V _{CCO} * 0.35		V _{CCO} * 0.65	V
C.	$1/\Omega$ Canacitance ³	V _{CCO} = 3.3V, 2.5V, 1.8V	—	Q	_	nf
	1/O Oapachance	$V_{CC} = 1.8V, V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$	—	0	—	р
C.	Clock Capacitance ³	V _{CCO} = 3.3V, 2.5V, 1.8V	—	6	—	nf
02	Clock Capacitance	$V_{CC} = 1.8V, V_{IO} = 0$ to V_{IH} (MAX)	—	0	_	рі
C	Clobal Input Canaditanad ³	V _{CCO} = 3.3V, 2.5V, 1.8V	—	6	—	nf
03		V_{CC} = 1.8V, V_{IO} = 0 to V_{IH} (MAX)	—	0	—	Ы

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tristated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. 5V tolerant inputs and I/O should only be placed in banks where $3.0V \le V_{CCO} \le 3.6V$.

3. T_A = 25°C, f = 1.0MHz.

I_{IH} excursions of up to 1.5μA maximum per pin above the spec limit may be observed for certain voltage conditions on no more than 10% of the device's I/O pins.

Supply Current, LA-ispMACH 4000Z

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
LA-ispMAC	CH 4032Z					
		$Vcc = 1.8V, T_A = 25^{\circ}C$	_	50	—	μA
Symbol LA-ispMACI ICC ^{1, 2, 3, 5} ICC ^{4, 5} LA-ispMACI ICC ^{1, 2, 3, 5}	Operating Dever Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	58	—	μA
	Operating Power Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	60	—	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	_	70	—	μA
		$Vcc = 1.8V, T_A = 25^{\circ}C$	_	10	—	μA
1004.5	Standby Dowar Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	13	20	μA
	Standby Power Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	15	25	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	_	22		μA
LA-ispMA0	CH 4064Z			1		
		$Vcc = 1.8V, T_A = 25^{\circ}C$	_	80	—	μA
1001.2.3.5	Operating Dever Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	89	—	μA
ICC ^{1, 2, 3, 5}	Operating Fower Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	92	—	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	_	109	—	μA
		$Vcc = 1.8V, T_A = 25^{\circ}C$	_	11	—	μA
1004.5	Standby Dowar Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	15	25	μA
	Standby Power Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	18	35	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	_	37		μA
LA-ispMAC	CH 4128Z	1			1	
		$Vcc = 1.8V, T_A = 25^{\circ}C$	_	168	—	μA
1001.2.3.5	One wating Device Councily Council	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	190	—	μA
	Operating Power Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	195	—	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	_	212	—	μA
		$Vcc = 1.8V, T_A = 25^{\circ}C$	_	12	—	μA
	Standby Dawar Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	—	16	35	μA
	Standby Power Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	19	50	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	_	42	—	μA

Over Recommended Operating Conditions

1. $T_A = 25^{\circ}C$, frequency = 1.0 MHz.

2. Device configured with 16-bit counters.

3. I_{CC} varies with specific device configuration and operating frequency.

4. $V_{CCO} = 3.6V$, $V_{IN} = 0V$ or V_{CCO} , bus maintenance turned off. V_{IN} above V_{CCO} will add transient current above the specified standby I_{CC}. 5. Includes V_{CCO} current without output loading.

LA-ispMACH 4000V/Z External Switching Characteristics

		LA-ispMACH 4000V -75		LA-ispMACH 4000Z -75		
Parameter	Description ^{1, 2, 3}	Min.	Max.	Min.	Max.	Units
t _{PD}	5-PT bypass combinatorial propagation delay	—	7.5	—	7.5	ns
t _{PD_MC}	20-PT combinatorial propagation delay through macro- cell	_	8.0		8.0	ns
t _S	GLB register setup time before clock	4.5	_	4.5	—	ns
t _{ST}	GLB register setup time before clock with T-type register	4.7	_	4.7	_	ns
t _{SIR}	GLB register setup time before clock, input register path	1.7	_	1.4	_	ns
t _{SIRZ}	GLB register setup time before clock with zero hold	2.7	_	2.7		ns
t _H	GLB register hold time after clock	0.0	_	0.0	_	ns
t _{HT}	GLB register hold time after clock with T-type register	0.0	_	0.0	—	ns
t _{HIR}	GLB register hold time after clock, input register path	1.0	_	1.3	—	ns
t _{HIRZ}	GLB register hold time after clock, input register path with zero hold	0.0	_	0.0	_	ns
t _{CO}	GLB register clock-to-output delay	—	4.5	—	4.5	ns
t _R	External reset pin to output delay	—	9.0	—	9.0	ns
t _{RW}	External reset pulse duration	4.0	_	4.0	—	ns
t _{PTOE/DIS}	Input to output local product term output enable/dis- able	_	9.0		9.0	ns
t _{GPTOE/DIS}	Input to output global product term output enable/dis- able	_	10.3	_	10.5	ns
t _{GOE/DIS}	Global OE input to output enable/disable	—	7.0	—	7.0	ns
t _{CW}	Global clock width, high or low	2.8	_	2.8	_	ns
t _{GW}	Global gate width low (for low transparent) or high (for high transparent)	2.8	_	2.8	_	ns
t _{WIR}	Input register clock width, high or low	2.8	—	2.8	-	ns
f _{MAX} ⁴	Clock frequency with internal feedback	—	168	—	168	MHz
f _{MAX} (Ext.)	Clock frequency with external feedback, $[1/(t_S + t_{CO})]$	—	111	—	111	MHz

Over Recommended Operating Conditions

1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards. Timing v.3.2

2. Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.

3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

Timing Model

The task of determining the timing through the LA-ispMACH 4000V/Z automotive family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, refer to TN1004, ispMACH 4000 Timing Model Design and Usage Guidelines.



Figure 11. LA-ispMACH 4000V/Z Automotive Timing Model

Note: Italicized items are optional delay adders.

LA-ispMACH 4000V/Z Internal Timing Parameters (Cont.)

	LA-ispMAC -75			LA-ispMA -7	CH 4000Z 75	
Parameter	Description	Min.	Max.	Min.	Max.	Units
t _{BSR}	GLB PT Set/Reset Delay	—	1.83	_	1.83	ns
t _{PTSR}	Macrocell PT Set/Reset Delay	—	3.41	_	2.72	ns
t _{GPTOE}	Global PT OE Delay	—	5.58	_	3.50	ns
t _{PTOE}	Macrocell PT OE Delay	_	4.28		2.00	ns

Over Recommended Operating Conditions

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

Boundary Scan Waveforms and Timing Specifications

Symbol	Parameter	Min.	Max.	Units
t _{BTCP}	TCK [BSCAN test] clock cycle	40	—	ns
t _{BTCH}	TCK [BSCAN test] pulse width high	20	_	ns
t _{BTCL}	TCK [BSCAN test] pulse width low	20	_	ns
t _{BTSU}	TCK [BSCAN test] setup time	8	_	ns
t _{BTH}	TCK [BSCAN test] hold time	10	_	ns
t _{BRF}	TCK [BSCAN test] rise and fall time	50	—	mV/ns
t _{BTCO}	TAP controller falling edge of clock to valid output	_	10	ns
t _{BTOZ}	TAP controller falling edge of clock to data output disable	_	10	ns
t _{BTVO}	TAP controller falling edge of clock to data output enable	—	10	ns
t _{BTCPSU}	BSCAN test Capture register setup time	8	—	ns
t _{BTCPH}	BSCAN test Capture register hold time	10	_	ns
t _{BTUCO}	BSCAN test Update reg, falling edge of clock to valid output	—	25	ns
t _{BTUOZ}	BSCAN test Update reg, falling edge of clock to output disable	—	25	ns
t _{BTUOV}	BSCAN test Update reg, falling edge of clock to output enable	—	25	ns

Switching Test Conditions

Figure 12 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 9.

Figure 12. Output Test Load, LVTTL and LVCMOS Standards



Table 9. Test Fixture Required Components

Test Condition	R ₁	R ₂	CL1	Timing Ref.	V _{cco}
				LVCMOS 3.3 = 1.5V	LVCMOS 3.3 = 3.0V
LVCMOS I/O, (L -> H, H -> L)	106Ω	106Ω	35pF	LVCMOS 2.5 = $V_{CCO}/2$	LVCMOS 2.5 = 2.3V
				LVCMOS 1.8 = $V_{CCO}/2$	LVCMOS 1.8 = 1.65V
LVCMOS I/O (Z -> H)	œ	106Ω	35pF	1.5V	3.0V
LVCMOS I/O (Z -> L)	106 Ω	œ	35pF	1.5V	3.0V
LVCMOS I/O (H -> Z)	œ	106Ω	5pF	V _{OH} - 0.3	3.0V
LVCMOS I/O (L -> Z)	106Ω	×	5pF	V _{OL} + 0.3	3.0V

1. C_L includes test fixtures and probe capacitance.

Signal Descriptions

Signal Names	Descr	Description			
TMS	Input – This pin is the IEEE 1149.1 Test M the state machine	Input – This pin is the IEEE 1149.1 Test Mode Select input, which is used to control the state machine			
ТСК	Input – This pin is the IEEE 1149.1 Test Cl state machine	Input – This pin is the IEEE 1149.1 Test Clock input pin, used to clock through the state machine			
TDI	Input – This pin is the IEEE 1149.1 Test Da	ata In pin, used to load data			
TDO	Output – This pin is the IEEE 1149.1 Test	Data Out pin used to shift data out			
GOE0/IO, GOE1/IO	These pins are configured to be either Global Output Enable Input or as general I/O pins				
GND	Ground	Ground			
NC	Not Connected	Not Connected			
V _{CC}	The power supply pins for the logic core a	nd JTAG port			
CLK0/I, CLK1/I, CLK2/I, CLK3/I	These pins are configured to be either CLI	K input or as an input			
V _{CCO0} , V _{CCO1}	The power supply pins for each I/O bank				
	Input/Output ¹ – These are the general purpose I/O used by the logic array. y is GL reference (alpha) and z is macrocell reference (numeric). z: 0-15				
vzz LA-ispMACH 4032V/Z		y: A-B			
	LA-ispMACH 4064V/Z	y: A-D			
	LA-ispMACH 4128V/Z	y: A-H			

1. In some packages, certain I/Os are only available for use as inputs. See the signal connections table for details.

LA-ispMACH 4000V ORP Reference Table

	4032V		4064V			4128V		
Number of I/Os	30 ¹	32	30 ²	32	64	64	92 ³	96
Number of GLBs	2	2	4	4	4	8	8	8
Number of I/Os /GLB	16	16	8	8	16	8	12	12
Reference ORP Table	16 I/Os / GLB		8 I/Os / GLB 16		16 I/Os / GLB	8 I/Os /GLB	12 I/Os	s / GLB

1. 32-macrocell device, 44 TQFP: 2 GLBs have 15 out of 16 I/Os bonded out.

2. 64-macrocells device, 44 TQFP: 2 GLBs have 7 out of 8 I/Os bonded out.

3. 128-macrocell device, 128 TQFP: 4 GLBs have 11 out of 12 I/Os

LA-ispMACH 4000Z ORP Reference Table

	4032Z	4064Z		4128Z
Number of I/Os	32	32	64	64
Number of GLBs	2	4	4	8
Number of I/Os / GLB	16	8	16	8
Reference ORP Table	16 I/Os / GLB	8 I/Os / GLB	16 I/Os / GLB	8 I/Os / GLB

LA-ispMACH 4000V/Z Power Supply and NC Connections¹

Signal	44 TQFP ²	48 TQFP ²	100 TQFP ²	128 TQFP ²	144 TQFP ²
VCC	11, 33	12, 36	25, 40, 75, 90	32, 51, 96, 115	36, 57, 108, 129
VCCO0 VCCO (Bank 0)	6	6	13, 33, 95	3, 17, 30, 41, 122	3, 19, 34, 47, 136
VCCO1 VCCO (Bank 1)	28	30	45, 63, 83	58, 67, 81, 94, 105	64, 75, 91, 106, 119
GND	12, 34	13, 37	1, 26, 51, 76	1, 33, 65, 97	1, 37, 73, 109
GND (Bank 0)	5	5	7, 18, 32, 96	10, 24, 40, 113, 123	10, 18 ⁶ , 27, 46, 127, 137
GND (Bank 1)	27	29	46, 57, 68, 82	49, 59, 74, 88, 104	55, 65, 82, 90 ⁶ , 99, 118
NC	None	None	None	None	17, 20, 38, 45, 72, 89, 92, 110, 117, 144

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.

2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

LA-ispMACH 4032V and 4064V Logic Signal Connections: 44-Pin TQFP

		LA-ispMA	CH 4032V	LA-ispMA	CH 4064V
Pin Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
43	0	A3	A^3	A6	A^3
44	0	A4	A^4	A8	A^4

LA-ispMACH 4032V/Z and 4064V/Z Logic Signal Connections: 48-Pin TQFP

		LA-ispMACH 4032V/Z		LA-ispMACH 4064V/Z	
Pin Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
1	-	TDI	-	TDI	-
2	0	A5	A^5	A10	A^5
3	0	A6	A^6	A12	A^6
4	0	A7	A^7	A14	A^7
5	0	GND (Bank 0)	-	GND (Bank 0)	-
6	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-
7	0	A8	A^8	B0	B^0
8	0	A9	A^9	B2	B^1
9	0	A10	A^10	B4	B^2
10	0	A11	A^11	B6	B^3
11	-	ТСК	-	TCK	-
12	-	VCC	-	VCC	-
13	-	GND	-	GND	-
14	0	A12	A^12	B8	B^4
15	0	A13	A^13	B10	B^5
16	0	A14	A^14	B12	B^6
17	0	A15	A^15	B14	B^7
18	0	CLK1/I	-	CLK1/I	-
19	1	CLK2/I	-	CLK2/I	-
20	1	B0	B^0	C0	C^0
21	1	B1	B^1	C2	C^1
22	1	B2	B^2	C4	C^2
23	1	B3	B^3	C6	C^3
24	1	B4	B^4	C8	C^4
25	-	TMS	-	TMS	-
26	1	B5	B^5	C10	C^5
27	1	B6	B^6	C12	C^6
28	1	B7	B^7	C14	C^7
29	1	GND (Bank 1)	-	GND (Bank 1)	-
30	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-
31	1	B8	B^8	D0	D^0
32	1	B9	B^9	D2	D^1
33	1	B10	B^10	D4	D^2
34	1	B11	B^11	D6	D^3
35	-	TDO	-	TDO	-

LA-ispMACH 4128V Logic Signal Connections: 128-Pin TQFP

		LA-ispMACH 4128V	
Pin Number	Bank Number	GLB/MC/Pad	ORP
1	0	GND	-
2	0	TDI	-
3	0	VCCO (Bank 0)	-
4	0	B0	B^0
5	0	B1	B^1
6	0	B2	B^2
7	0	B4	B^3
8	0	B5	B^4
9	0	B6	B^5
10	0	GND (Bank 0)	-
11	0	B8	B^6
12	0	B9	B^7
13	0	B10	B^8
14	0	B12	B^9
15	0	B13	B^10
16	0	B14	B^11
17	0	VCCO (Bank 0)	-
18	0	C14	C^11
19	0	C13	C^10
20	0	C12	C^9
21	0	C10	C^8
22	0	C9	C^7
23	0	C8	C^6
24	0	GND (Bank 0)	-
25	0	C6	C^5
26	0	C5	C^4
27	0	C4	C^3
28	0	C2	C^2
29	0	C0	C^0
30	0	VCCO (Bank 0)	-
31	0	ТСК	-
32	0	VCC	-
33	0	GND	-
34	0	D14	D^11
35	0	D13	D^10
36	0	D12	D^9
37	0	D10	D^8
38	0	D9	D^7
39	0	D8	D^6
40	0	GND (Bank 0)	-
41	0	VCCO (Bank 0)	-
42	0	D6	D^5

LA-ispMACH 4128V Logic Signal Connections: 128-Pin TQFP (Cont.)

		LA-ispMACH 4128V		
Pin Number	Bank Number	GLB/MC/Pad	ORP	
86	1	G9	G^7	
87	1	G8	G^6	
88	1	GND (Bank 1)	-	
89	1	G6	G^5	
90	1	G5	G^4	
91	1	G4	G^3	
92	1	G2	G^2	
93	1	G0	G^0	
94	1	VCCO (Bank 1)	-	
95	1	TDO	-	
96	1	VCC	-	
97	1	GND	-	
98	1	H14	H^11	
99	1	H13	H^10	
100	1	H12	H^9	
101	1	H10	H^8	
102	1	H9	H^7	
103	1	H8	H^6	
104	1	GND (Bank 1)	-	
105	1	VCCO (Bank 1)	-	
106	1	H6	H^5	
107	1	H5	H^4	
108	1	H4	H^3	
109	1	H2	H^2	
110	1	H1	H^1	
111	1	H0/GOE1	H^0	
112	1	CLK3/I	-	
113	0	GND (Bank 0)	-	
114	0	CLK0/I	-	
115	0	VCC	-	
116	0	A0/GOE0	A^0	
117	0	A1	A^1	
118	0	A2	A^2	
119	0	A4	A^3	
120	0	A5	A^4	
121	0	A6	A^5	
122	0	VCCO (Bank 0)	-	
123	0	GND (Bank 0)	-	
124	0	A8	A^6	
125	0	A9	A^7	
126	0	A10	A^8	
127	0	A12	A^9	
128	0	A14	A^11	

LA-ispMACH 4128V Logic Signal Connections: 144-Pin TQFP

		LA-ispMACH 4128V		
Pin Number	Bank Number	GLB/MC/Pad	ORP	
1	-	GND	-	
2	-	TDI	-	
3	0	VCCO (Bank 0)	-	
4	0	B0	B^0	
5	0	B1	B^1	
6	0	B2	B^2	
7	0	B4	B^3	
8	0	B5	B^4	
9	0	B6	B^5	
10	0	GND (Bank 0)	-	
11	0	B8	B^6	
12	0	В9	B^7	
13	0	B10	B^8	
14	0	B12	B^9	
15	0	B13	B^10	
16	0	B14	B^11	
17	-	NC	-	
18	0	GND (Bank 0) ¹	-	
19	0	VCCO (Bank 0)	-	
20	0	NC	-	
21	0	C14	C^11	
22	0	C13	C^10	
23	0	C12	C^9	
24	0	C10	C^8	
25	0	C9	C^7	
26	0	C8	C^6	
27	0	GND (Bank 0)	-	
28	0	C6	C^5	
29	0	C5	C^4	
30	0	C4	C^3	
31	0	C2	C^2	
32	0	C1	C^1	
33	0	CO	C^0	
34	0	VCCO (Bank 0)	-	
35	-	ТСК	-	
36	-	VCC	-	
37	-	GND	-	
38	0	NC	-	
39	0	D14	D^11	
40	0	D13	D^10	
41	0	D12	D^9	
42	0	D10	D^8	

LA-ispMACH 4128V Logic Signal Connections: 144-Pin TQFP (Cont.)

		LA-ispMACH 4128V	
Pin Number	Bank Number	GLB/MC/Pad	ORP
43	0	D9	D^7
44	0	D8	D^6
45	0	NC	-
46	0	GND (Bank 0)	-
47	0	VCCO (Bank 0)	-
48	0	D6	D^5
49	0	D5	D^4
50	0	D4	D^3
51	0	D2	D^2
52	0	D1	D^1
53	0	D0	D^0
54	0	CLK1/I	-
55	1	GND (Bank 1)	-
56	1	CLK2/I	-
57	-	VCC	-
58	1	E0	E^0
59	1	E1	E^1
60	1	E2	E^2
61	1	E4	E^3
62	1	E5	E^4
63	1	E6	E^5
64	1	VCCO (Bank 1)	-
65	1	GND (Bank 1)	-
66	1	E8	E^6
67	1	E9	E^7
68	1	E10	E^8
69	1	E12	E^9
70	1	E13	E^10
71	1	E14	E^11
72	1	NC	-
73	-	GND	-
74	-	TMS	-
75	1	VCCO (Bank 1)	-
76	1	F0	F^0
77	1	F1	F^1
78	1	F2	F^2
79	1	F4	F^3
80	1	F5	F^4
81	1	F6	F^5
82	1	GND (Bank 1)	-
83	1	F8	F^6
84	1	F9	F^7
85	1	F10	F^8

LA-ispMACH 4128V Logic Signal Connections: 144-Pin TQFP (Cont.)

		LA-ispMACH 4128V	
Pin Number	Bank Number	GLB/MC/Pad	ORP
129	-	VCC	-
130	0	A0/GOE0	A^0
131	0	A1	A^1
132	0	A2	A^2
133	0	A4	A^3
134	0	A5	A^4
135	0	A6	A^5
136	0	VCCO (Bank 0)	-
137	0	GND (Bank 0)	-
138	0	A8	A^6
139	0	A9	A^7
140	0	A10	A^8
141	0	A12	A^9
142	0	A13	A^10
143	0	A14	A^11
144	0	NC ²	-

1. For device migration considerations, these NC pins are GND pins for I/O banks in LA-ispMACH 4128V devices.

Revision History

Date	Version	Change Summary	
April 2006	01.0	Initial release.	
October 2006	02.0	Added LA-ispMACH 4000Z support information throughout.	
March 2007	02.1	Updated ispMACH 4000 Introduction section.	
		Updated Signal Descriptions table.	
September 2007	02.2	DC Electrical Characteristics table, removed duplicate specifications.	
July 2008	02.3	Lowered the maximum supply current at 85°C to match the commercial product values.	
		Added automotive disclaimer.	
May 2009	02.4	Correction to t_{CW} , tGW, t_{WIR} and f_{MAX} parameters in External Switching Characteristics table.	
May 2009	02.5	Correction to t _{CW} , tGW and t _{WIR} parameters in External Switching Characteristics table.	