



#### Welcome to **E-XFL.COM**

# **Understanding Embedded - CPLDs (Complex Programmable Logic Devices)**

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

Details	
Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	1.7V ~ 1.9V
Number of Logic Elements/Blocks	-
Number of Macrocells	64
Number of Gates	-
Number of I/O	64
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/la4064zc-75tn100e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The I/Os in the LA-ispMACH 4000V/Z automotive devices are split into two banks. Each bank has a separate I/O power supply. Inputs can support a variety of standards independent of the chip or bank power supply. Outputs support the standards compatible with the power supply provided to the bank. Support for a variety of standards helps designers implement designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is connected to  $V_{\rm CCO}$  of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.


### LA-ispMACH 4000V/Z Automotive Architecture

There are a total of two GLBs in the LA-ispMACH 4032V/Z, increasing to 8 GLBs in the LA-ispMACH 4128V/Z. Each GLB has 36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associated I/O cells in the I/O block.

#### **Generic Logic Block**

The LA-ispMACH 4000V/Z Automotive GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decoupled from macrocells through the ORP. Figure 2 illustrates the GLB.

Figure 2. Generic Logic Block




#### **AND Array**

The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be connected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells.

Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array.

Figure 3. AND Array



#### **Enhanced Logic Allocator**

Within the logic allocator, product terms are allocated to macrocells in product term clusters. Each product term cluster is associated with a macrocell. The cluster size for the LA-ispMACH 4000V/Z automotive family is 4+1 (total 5) product terms. The software automatically considers the availability and distribution of product term clusters as it fits the functions within a GLB. The logic allocator is designed to provide three speed paths: 5-PT fast bypass path, 20-PT Speed Locking path and an up to 80-PT path. The availability of these three paths lets designers trade timing variability for increased performance.

The enhanced Logic Allocator of the LA-ispMACH 4000V/Z automotive family consists of the following blocks:

- Product Term Allocator
- Cluster Allocator
- Wide Steering Logic

Figure 4 shows a macrocell slice of the Logic Allocator. There are 16 such slices in the GLB.

Figure 4. Macrocell Slice





Figure 8. I/O Cell



Each output supports a variety of output standards dependent on the  $V_{CCO}$  supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the  $V_{CCO}$  supplied to its I/O bank. The I/O standards supported are:

- LVTTL
- LVCMOS 1.8
- LVCMOS 3.3
- 3.3V PCI Compatible
- LVCMOS 2.5

All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, Pull-up Resistor or Pull-down Resistor. A fourth option is to provide none of these. The selection is done on a global basis. The default in both hardware and software is such that when the device is erased or if the user does not specify, the input structure is configured to be a Pull-up Resistor.

Each LA-ispMACH 4000V/Z automotive device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew setting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed.

#### **Global OE Generation**

Most LA-ispMACH 4000V/Z automotive family devices have a 4-bit wide Global OE Bus, except the LA-ispMACH 4032V and LA-ispMACH4032Z devices that have a 2-bit wide Global OE Bus. This bus is derived from a 4-bit internal global OE PT bus and two dual purpose I/O or GOE pins. Each signal that drives the bus can optionally be inverted.

Each GLB has a block-level OE PT that connects to all bits of the Global OE PT bus with four fuses. Hence, for a 128-macrocell device (with 16 blocks), each line of the bus is driven from 8 OE product terms. Figures 9 and 10 show a graphical representation of the global OE generation.

Figure 9. Global OE Generation for All Devices Except LA-ispMACH 4032V/Z





Figure 10. Global OE Generation for LA-ispMACH 4032V/Z



# Zero Power/Low Power and Power Management

The LA-ispMACH 4000V/Z automotive family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced E² low power cell and non sense-amplifier design approach (full CMOS logic approach), the LA-ispMACH 4000V/Z automotive family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any "turbo bits" or other power management schemes associated with a traditional sense-amplifier approach.

The zero power LA-ispMACH 4000Z is based on the 1.8V ispMACH 4000C family. With innovative circuit design changes, the LA-ispMACH 4000Z family is able to achieve the industry's "lowest static power".

### IEEE 1149.1-Compliant Boundary Scan Testability

All LA-ispMACH 4000V/Z automotive devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

## I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The LA-ispMACH 4000V/Z automotive family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM<sup>TM</sup> System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

### IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. The LA-ispMACH 4000V/Z automotive devices provide In-System Programming (ISP™) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, well-defined interface. All LA-ispMACH 4000V/Z automotive devices are also compliant with the IEEE 1532 standard.

The LA-ispMACH 4000V/Z automotive devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of LA-ispMACH 4000V/Z automotive devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program LA-ispMACH 4000V/Z automotive devices during the testing of a circuit board.

## **User Electronic Signature**

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E<sup>2</sup>CMOS memory. The LA-ispMACH 4000V/Z automotive device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

## **Security Bit**

A programmable security bit is provided on the LA-ispMACH 4000V/Z automotive devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## **Hot Socketing**

The LA-ispMACH 4000V/Z automotive devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os

and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The LA-ispMACH 4000V/Z automotive devices provide this capability for input voltages in the range 0V to 3.0V.

## **Density Migration**

The LA-ispMACH 4000V/Z automotive family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

#### **AEC-Q100 Tested and Qualified**

The Automotive Electronics Council (AEC) consists of two committees: the Quality Systems Committee and the Component Technical Committee. These committees are composed of representatives from sustaining and other associate members. The AEC Component Technical Committee is the standardization body for establishing standards for reliable, high quality electronic components. In particular, the AEC-Q100 specification "Stress Test for Qualification for Integrated Circuits" defines qualification and re-qualification requirements for electronic components. Components meeting these specifications are suitable for use in the harsh automotive environment without additional component-level qualification testing. Lattice's LA-ispMACH 4000V/Z and LA-MachXO devices completed and passed the requirements of the AEC-Q100 specification.

# I/O Recommended Operating Conditions

	V <sub>CCO</sub> (V) <sup>1</sup>				
Standard	Min.	Max.			
LVTTL	3.0	3.6			
LVCMOS 3.3	3.0	3.6			
Extended LVCMOS 3.3 <sup>2</sup>	2.7	3.6			
LVCMOS 2.5	2.3	2.7			
LVCMOS 1.8	1.65	1.95			
PCI 3.3	3.0	3.6			

<sup>1.</sup> Typical values for  $\ensuremath{V_{\text{CCO}}}$  are the average of the min. and max. values.

### **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I <sub>IL</sub> , I <sub>IH</sub> <sup>1, 4</sup>	Input Leakage Current (LA-ispMACH 4000Z)	0 ≤ V <sub>IN</sub> < V <sub>CCO</sub>	_	0.5	1	μΑ
	Input High Leakage Current	$3.6V < V_{IN} \le 5.5V$ , $T_j = 105^{\circ}C$ $3.0V \le V_{CCO} \le 3.6V$	_	_	20	μΑ
I <sub>IH</sub> <sup>1, 2</sup>	(LA-ispMACH 4000V)	$3.6V < V_{IN} \le 5.5V$ , $T_j = 130^{\circ}C$ $3.0V \le V_{CCO} \le 3.6V$	_	_	50	μΑ
	Input High Leakage Current (LA-ispMACH 4000Z)	$V_{CCO} < V_{IN} \le 5.5V$	_	_	10	μΑ
le	I/O Weak Pull-up Resistor Current (LA-ispMACH 4000V)	$0 \le V_{IN} \le 0.7V_{CCO}$	-30	_	-200	μΑ
I <sub>PU</sub>	I/O Weak Pull-up Resistor Current (LA-ispMACH 4000Z)	$0 \le V_{IN} \le 0.7V_{CCO}$	-30	_	-150	μΑ
$I_{PD}$	I/O Weak Pull-down Resistor Current	$V_{IL} (MAX) \le V_{IN} \le V_{IH} (MIN)$	30	_	150	μΑ
I <sub>BHLS</sub>	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL} (MAX)$	30	_	_	μΑ
I <sub>BHHS</sub>	Bus Hold High Sustaining Current	$V_{IN} = 0.7 V_{CCO}$	-30	_	_	μΑ
I <sub>BHLO</sub>	Bus Hold Low Overdrive Current	$0V \le V_{IN} \le V_{BHT}$	_	_	150	μA
Івнно	Bus Hold High Overdrive Current	V <sub>BHT</sub> ≤ V <sub>IN</sub> ≤ V <sub>CCO</sub>	_	_	-150	μΑ
V <sub>BHT</sub>	Bus Hold Trip Points	_	V <sub>CCO</sub> * 0.35	_	V <sub>CCO</sub> * 0.65	V
C <sub>1</sub>	I/O Capacitance <sup>3</sup>	V <sub>CCO</sub> = 3.3V, 2.5V, 1.8V	_	8	_	pf
01	1/O Capacitance	$V_{CC} = 1.8V$ , $V_{IO} = 0$ to $V_{IH}$ (MAX)	_	O	_	рі
$C_2$	Clock Capacitance <sup>3</sup>	V <sub>CCO</sub> = 3.3V, 2.5V, 1.8V	_	6	_	pf
02	Glock Capacitatice	$V_{CC} = 1.8V$ , $V_{IO} = 0$ to $V_{IH}$ (MAX)	_	U	_	ρι
C <sub>3</sub>	Global Input Capacitance <sup>3</sup>	V <sub>CCO</sub> = 3.3V, 2.5V, 1.8V	_	6	_	pf
3	Giobai iriput Gapacitance	$V_{CC} = 1.8V$ , $V_{IO} = 0$ to $V_{IH}$ (MAX)	_	U		ρι

<sup>1.</sup> Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tristated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

<sup>2.</sup> LA-ispMACH 4000Z only.

<sup>2. 5</sup>V tolerant inputs and I/O should only be placed in banks where 3.0V  $\leq$  V<sub>CCO</sub>  $\leq$  3.6V.

<sup>3.</sup>  $T_A = 25^{\circ}C$ , f = 1.0MHz.

<sup>4.</sup> In excursions of up to 1.5μA maximum per pin above the spec limit may be observed for certain voltage conditions on no more than 10% of the device's I/O pins.

# Supply Current, LA-ispMACH 4000V

### **Over Recommended Operating Conditions**


Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
LA-ispMAC	1 4032V	•	_	•	•	
ICC	Operating Power Supply Current	Vcc = 3.3V	_	11.8	_	mA
100	Standby Power Supply Current	Vcc = 3.3V	_	11.3	_	mA
LA-ispMACI	1 4064V		_	•	•	
ICC	Operating Power Supply Current	Vcc = 3.3V	_	12	_	mA
100	Standby Power Supply Current	Vcc = 3.3V	_	11.5	_	mA
LA-ispMACI	1 4128V		_	•	•	
ICC	Operating Power Supply Current	Vcc = 3.3V	_	12	_	mA
100	Standby Power Supply Current	Vcc = 3.3V	_	11.5	_	mA


### I/O DC Electrical Characteristics


**Over Recommended Operating Conditions** 

		V <sub>IL</sub>	V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub> <sup>1</sup>	I <sub>OH</sub> <sup>1</sup>
Standard	Min (V)	Max (V)	Min (V)	Max (V)	Max (V)	Min (V)	(mA)	(mA)
LVTTL	-0.3	0.80	2.0	5.5	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0
LVIIL	-0.5	0.00	2.0	5.5	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1
LVCMOS 3.3	-0.3	0.80	2.0	5.5	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0
LVCIVIOS 3.3	-0.5	0.00	2.0	5.5	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1
LVCMOS 2.5	-0.3	0.70	1.70	3.6	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0
LV CIVIOS 2.5	-0.3	0.70	1.70	3.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1
LVCMOS 1.8	-0.3	0.63	1.17	3.6	0.40	V <sub>CCO</sub> - 0.45	2.0	-2.0
(4000V)	-0.3	0.03	1.17	3.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1
LVCMOS 1.8	-0.3	0.35 * V <sub>CC</sub>	0.65 * V <sub>CC</sub>	3.6	0.40	V <sub>CCO</sub> - 0.45	2.0	-2.0
(4000Z)	-0.3	0.33 V <sub>CC</sub>	0.03 VCC	3.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1
PCI 3.3 (4000V)	-0.3	1.08	1.5	5.5	0.1 V <sub>CCO</sub>	0.9 V <sub>CCO</sub>	1.5	-0.5
PCI 3.3 (4000Z)	-0.3	0.3 * 3.3 * (V <sub>CC</sub> / 1.8)	0.5 * 3.3 * (V <sub>CC</sub> / 1.8)	5.5	0.1 V <sub>CCO</sub>	0.9 V <sub>CCO</sub>	1.5	-0.5

<sup>1.</sup> The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed *n*\*8mA. Where *n* is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.







Timing v.3.2

# LA-ispMACH 4000V/Z External Switching Characteristics

### **Over Recommended Operating Conditions**

			ACH 4000V 75		ACH 4000Z 75	
Parameter	Description <sup>1, 2, 3</sup>	Min.	Max.	Min.	Max.	Units
t <sub>PD</sub>	5-PT bypass combinatorial propagation delay	_	7.5	_	7.5	ns
t <sub>PD_MC</sub>	20-PT combinatorial propagation delay through macrocell	_	8.0	_	8.0	ns
t <sub>S</sub>	GLB register setup time before clock	4.5	_	4.5	_	ns
t <sub>ST</sub>	GLB register setup time before clock with T-type register	4.7	_	4.7	_	ns
t <sub>SIR</sub>	GLB register setup time before clock, input register path	1.7	_	1.4	_	ns
t <sub>SIRZ</sub>	GLB register setup time before clock with zero hold	2.7	_	2.7	_	ns
t <sub>H</sub>	GLB register hold time after clock	0.0	_	0.0	_	ns
t <sub>HT</sub>	GLB register hold time after clock with T-type register	0.0	_	0.0	_	ns
t <sub>HIR</sub>	GLB register hold time after clock, input register path	1.0	_	1.3	_	ns
t <sub>HIRZ</sub>	GLB register hold time after clock, input register path with zero hold	0.0	_	0.0	_	ns
t <sub>CO</sub>	GLB register clock-to-output delay	_	4.5	_	4.5	ns
t <sub>R</sub>	External reset pin to output delay	_	9.0	_	9.0	ns
t <sub>RW</sub>	External reset pulse duration	4.0	_	4.0	_	ns
t <sub>PTOE/DIS</sub>	Input to output local product term output enable/disable	_	9.0	_	9.0	ns
t <sub>GPTOE/DIS</sub>	Input to output global product term output enable/disable	_	10.3	_	10.5	ns
t <sub>GOE/DIS</sub>	Global OE input to output enable/disable	_	7.0	_	7.0	ns
t <sub>CW</sub>	Global clock width, high or low	2.8	_	2.8	_	ns
t <sub>GW</sub>	Global gate width low (for low transparent) or high (for high transparent)	2.8	_	2.8	_	ns
t <sub>WIR</sub>	Input register clock width, high or low	2.8	_	2.8	_	ns
f <sub>MAX</sub> <sup>4</sup>	Clock frequency with internal feedback	_	168	_	168	MHz
f <sub>MAX</sub> (Ext.)	Clock frequency with external feedback, [1/ (t <sub>S</sub> + t <sub>CO</sub> )]	_	111	_	111	MHz

<sup>1.</sup> Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

<sup>2.</sup> Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.

<sup>3.</sup> Pulse widths and clock widths less than minimum will cause unknown behavior.

<sup>4.</sup> Standard 16-bit counter using GRP feedback.

# **LA-ispMACH 4000V/Z Internal Timing Parameters**

## **Over Recommended Operating Conditions**

			ACH 4000V 75		ACH 4000Z 75	
Parameter	Description	Min.	Max.	Min.	Max.	Units
In/Out Delays		I.	Į.		1	
t <sub>IN</sub>	Input Buffer Delay	_	1.50	_	1.80	ns
t <sub>GOE</sub>	Global OE Pin Delay	_	6.04	_	4.30	ns
t <sub>GCLK_IN</sub>	Global Clock Input Buffer Delay	_	2.28	_	2.15	ns
t <sub>BUF</sub>	Delay through Output Buffer	_	1.50	_	1.30	ns
t <sub>EN</sub>	Output Enable Time	_	0.96	_	2.70	ns
t <sub>DIS</sub>	Output Disable Time	_	0.96	_	2.70	ns
Routing/GLB D	Pelays					
t <sub>ROUTE</sub>	Delay through GRP	_	2.26	_	2.50	ns
t <sub>MCELL</sub>	Macrocell Delay	_	1.45	_	1.00	ns
t <sub>INREG</sub>	Input Buffer to Macrocell Register Delay	_	0.96	_	1.00	ns
t <sub>FBK</sub>	Internal Feedback Delay	_	0.00	_	0.05	ns
t <sub>PDb</sub>	5-PT Bypass Propagation Delay	_	2.24	_	1.90	ns
t <sub>PDi</sub>	Macrocell Propagation Delay	_	1.24	_	1.00	ns
Register/Latch	Delays					
t <sub>S</sub>	D-Register Setup Time (Global Clock)	1.57	_	1.35	_	ns
t <sub>S_PT</sub>	D-Register Setup Time (Product Term Clock)	1.32	_	2.45	_	ns
t <sub>ST</sub>	T-Register Setup Time (Global Clock)	1.77	_	1.55	_	ns
t <sub>ST_PT</sub>	T-Register Setup Time (Product Term Clock)	1.32	_	2.75	_	ns
t <sub>H</sub>	D-Register Hold Time	2.93	_	3.15	_	ns
t <sub>HT</sub>	T-Register Hold Time	2.93	_	3.15	_	ns
t <sub>SIR</sub>	D-Input Register Setup Time (Global Clock)	1.57	_	0.75	_	ns
t <sub>SIR_PT</sub>	D-Input Register Setup Time (Product Term Clock)	1.45	_	1.45	_	ns
t <sub>HIR</sub>	D-Input Register Hold Time (Global Clock)	1.18	_	1.95	_	ns
t <sub>HIR_PT</sub>	D-Input Register Hold Time (Product Term Clock)	1.18	_	1.18	_	ns
t <sub>COi</sub>	Register Clock to Output/Feedback MUX Time	_	0.67	_	1.05	ns
t <sub>CES</sub>	Clock Enable Setup Time	2.25	_	2.00	_	ns
t <sub>CEH</sub>	Clock Enable Hold Time	1.88	_	0.00	_	ns
t <sub>SL</sub>	Latch Setup Time (Global Clock)	1.57	_	1.65	_	ns
t <sub>SL_PT</sub>	Latch Setup Time (Product Term Clock)	1.32	_	2.15	_	ns
t <sub>HL</sub>	Latch Hold Time	1.17	_	1.17	_	ns
t <sub>GOi</sub>	Latch Gate to Output/Feedback MUX Time	_	0.33	_	0.33	ns
t <sub>PDLi</sub>	Propagation Delay through Transparent Latch to Output/Feedback MUX	_	0.25	_	0.25	ns
t <sub>SRi</sub>	Asynchronous Reset or Set to Output/Feedback MUX Delay	0.28	_	_	0.28	ns
t <sub>SRR</sub>	Asynchronous Reset or Set Recovery Time	1.67	_	_	1.67	ns
Control Delays		1			1	
t <sub>BCLK</sub>	GLB PT Clock Delay	_	1.12	_	1.25	ns
t <sub>PTCLK</sub>	Macrocell PT Clock Delay	_	0.87	_	1.25	ns

# LA-ispMACH 4000V/Z Internal Timing Parameters (Cont.)

### **Over Recommended Operating Conditions**

		LA-ispMACH 4000V -75		LA-ispMA -7	CH 4000Z '5	
Parameter	Description	Min.	Max.	Min.	Max.	Units
t <sub>BSR</sub>	GLB PT Set/Reset Delay	_	1.83	_	1.83	ns
t <sub>PTSR</sub>	Macrocell PT Set/Reset Delay	_	3.41	_	2.72	ns
t <sub>GPTOE</sub>	Global PT OE Delay	_	5.58	_	3.50	ns
t <sub>PTOE</sub>	Macrocell PT OE Delay	_	4.28	_	2.00	ns

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

# LA-ispMACH 4000V/Z Timing Adders<sup>1</sup>

			LA-ispMACH 4000V -75 Min. Max.		LA-ispMA -7	CH 4000Z 75	
Adder Type	Base Parameter	Description			Min.	Max.	Units
Optional Delay	Adders		•	•			
t <sub>INDIO</sub>	t <sub>INREG</sub>	Input register delay	_	1.00	_	1.30	ns
t <sub>EXP</sub>	t <sub>MCELL</sub>	Product term expander delay	_	0.33	_	0.50	ns
t <sub>ORP</sub>	_	Output routing pool delay	_	0.05	_	0.40	ns
t <sub>BLA</sub>	t <sub>ROUTE</sub>	Additional block loading adder	_	0.05	_	0.05	ns
t <sub>IOI</sub> Input Adjust	ers						
LVTTL_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	Using LVTTL standard	_	0.60	_	0.60	ns
LVCMOS33_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	Using LVCMOS 3.3 standard	_	0.60	_	0.60	ns
LVCMOS25_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	Using LVCMOS 2.5 standard	_	0.60	_	0.60	ns
LVCMOS18_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	Using LVCMOS 1.8 standard	_	0.00	_	0.00	ns
PCI_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	Using PCI compatible input	_	0.60	_	0.60	ns
t <sub>IOO</sub> Output Adju	isters						
LVTTL_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as TTL buffer	_	0.20	_	0.20	ns
LVCMOS33_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V buffer	_	0.20	_	0.20	ns
LVCMOS25_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V buffer	_	0.10	_	0.10	ns
LVCMOS18_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V buffer	_	0.00	_	0.00	ns
PCI_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as PCI compatible buffer	_	0.20	_	0.20	ns
Slow Slew	t <sub>BUF</sub> , t <sub>EN</sub>	Output configured for slow slew rate		1.00		1.00	ns

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.3.2

<sup>1.</sup> Refer to TN1004, ispMACH 4000 Timing Model Design and Usage Guidelines for information regarding use of these adders.

# **Signal Descriptions**

Signal Names	Desc	ription		
TMS	Input – This pin is the IEEE 1149.1 Test M the state machine	lode Select input, which is used to control		
TCK	Input – This pin is the IEEE 1149.1 Test C state machine	lock input pin, used to clock through the		
TDI	Input – This pin is the IEEE 1149.1 Test D	ata In pin, used to load data		
TDO	Output – This pin is the IEEE 1149.1 Test	Data Out pin used to shift data out		
GOE0/IO, GOE1/IO	These pins are configured to be either Glopins	obal Output Enable Input or as general I/O		
GND	Ground			
NC	Not Connected			
V <sub>CC</sub>	The power supply pins for the logic core a	and JTAG port		
CLK0/I, CLK1/I, CLK2/I, CLK3/I	These pins are configured to be either CL	K input or as an input		
V <sub>CCO0</sub> , V <sub>CCO1</sub>	The power supply pins for each I/O bank			
	Input/Output <sup>1</sup> – These are the general pur reference (alpha) and z is macrocell reference	rpose I/O used by the logic array. y is GLB ence (numeric). z: 0-15		
yzz	LA-ispMACH 4032V/Z y: A-B			
	LA-ispMACH 4064V/Z	y: A-D		
	LA-ispMACH 4128V/Z	y: A-H		

<sup>1.</sup> In some packages, certain I/Os are only available for use as inputs. See the signal connections table for details.

## **LA-ispMACH 4000V ORP Reference Table**

	403	32V		4064V			4128V	
Number of I/Os	30¹	32	30 <sup>2</sup>	32	64	64	92 <sup>3</sup>	96
Number of GLBs	2	2	4	4	4	8	8	8
Number of I/Os /GLB	16	16	8	8	16	8	12	12
Reference ORP Table	16 I/Os	/ GLB	8 I/Os	/ GLB	16 I/Os / GLB	8 I/Os /GLB	12 I/Os	s / GLB

<sup>1. 32-</sup>macrocell device, 44 TQFP: 2 GLBs have 15 out of 16 I/Os bonded out.

## **LA-ispMACH 4000Z ORP Reference Table**

	4032Z	4064Z		4128Z
Number of I/Os	32	32	64	64
Number of GLBs	2	4	4	8
Number of I/Os / GLB	16	8	16	8
Reference ORP Table	16 I/Os / GLB	8 I/Os / GLB	16 I/Os / GLB	8 I/Os / GLB

<sup>2. 64-</sup>macrocells device, 44 TQFP: 2 GLBs have 7 out of 8 I/Os bonded out.

<sup>3. 128-</sup>macrocell device, 128 TQFP: 4 GLBs have 11 out of 12 I/Os

# LA-ispMACH 4032V and 4064V Logic Signal Connections: 44-Pin TQFP

		LA-ispMACH 4032V LA-ispMACH 4064V				
Pin Number Bank Number		GLB/MC/Pad ORP		GLB/MC/Pad	ORP	
1	-	TDI	TDI -		-	
2	0	A5	A^5	A10	A^5	
3	0	A6 A^6 A12		A12	A^6	
4	0	A7	A^7	A14	A^7	
5	0	GND (Bank 0)	-	GND (Bank 0)	-	
6	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	
7	0	A8	A^8	B0	B^0	
8	0	A9	A^9	B2	B^1	
9	0	A10	A^10	B4	B^2	
10	-	TCK	-	TCK	-	
11	-	VCC	-	VCC	-	
12	-	GND	-	GND	-	
13	0	A12	A^12	B8	B^4	
14	0	A13	A^13	B10	B^5	
15	0	A14	A^14	B12	B^6	
16	0	A15	A^15	B14	B^7	
17	1	CLK2/I	-	CLK2/I	-	
18	1	B0	B^0	C0	C^0	
19	1	B1	B^1	C2	C^1	
20	1	B2	B^2	C4	C^2	
21	1	B3	B^3	C6	C^3	
22	1	B4	B^4	C8	C^4	
23	-	TMS	-	TMS	-	
24	1	B5	B^5	C10	C^5	
25	1	B6	B^6	C12	C^6	
26	1	B7	B^7	C14	C^7	
27	1	GND (Bank 1)	-	GND (Bank 1)	-	
28	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
29	1	B8	B^8	D0	D^0	
30	1	B9	B^9	D2	D^1	
31	1	B10	B^10	D4	D^2	
32	-	TDO	-	TDO	-	
33	-	VCC	-	VCC	-	
34	-	GND	-	GND	-	
35	1	B12	B^12	D8	D^4	
36	1	B13	B^13	D10	D^5	
37	1	B14	B^14	D12	D^6	
38	1	B15/GOE1	B^15	D14/GOE1	D^7	
39	0	CLK0/I	-	CLK0/I	-	
40	0	A0/GOE0	A^0	A0/GOE0	A^0	
41	0	A1	A^1	A2	A^1	
42	0	A2	A^2	A4 A^2		

# LA-ispMACH 4064V/Z and 4128V/Z Logic Signal Connections: 100-Pin TQFP

		LA-ispMAC	H 4064V/Z	LA-ispMACh	LA-ispMACH 4128V/Z		
Pin Number	Bank Number	GLB/MC/Pad ORP		GLB/MC/Pad	ORP		
25	-	VCC	-	VCC	-		
26	-	GND - GND		GND	-		
27*	0	I	-	I	-		
28	0	B7	B^7	D13	D^7		
29	0	B6	B^6	D12	D^6		
30	0	B5	B^5	D10	D^5		
31	0	B4	B^4	D8	D^4		
32	0	GND (Bank 0)	-	GND (Bank 0)	-		
33	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-		
34	0	B3	B^3	D6	D^3		
35	0	B2	B^2	D4	D^2		
36	0	B1	B^1	D2	D^1		
37	0	В0	B^0	D0	D^0		
38	0	CLK1/I	-	CLK1/I	-		
39	1	CLK2/I	-	CLK2/I	-		
40	-	VCC	-	VCC	-		
41	1	C0	C^0	E0	E^0		
42	1	C1	C^1	E2	E^1		
43	1	C2	C^2	E4	E^2		
44	1	C3	C^3	E6	E^3		
45	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-		
46	1	GND (Bank 1)	-	GND (Bank 1)	-		
47	1	C4	C^4	E8	E^4		
48	1	C5	C^5	E10	E^5		
49	1	C6	C^6	E12	E^6		
50	1	C7	C^7	E14	E^7		
51	-	GND	-	GND	-		
52	-	TMS	-	TMS	-		
53	1	C8	C^8	F0	F^0		
54	1	C9	C^9	F2	F^1		
55	1	C10	C^10	F4	F^2		
56	1	C11	C^11	F6	F^3		
57	1	GND (Bank 1)	-	GND (Bank 1)	-		
58	1	C12	C^12	F8	F^4		
59	1	C13	C^13	F10	F^5		
60	1	C14	C^14	F12	F^6		
61	1	C15	C^15	F13	F^7		
62*	1	I	-	I	-		
63	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-		
64	1	D15	D^15	G14	G^7		
65	1	D14	D^14	G12	G^6		
66	1	D13	D^13	G10	G^5		
67	1	D12	D^12	G8	G^4		


# LA-ispMACH 4128V Logic Signal Connections: 128-Pin TQFP

		LA-ispMACH 4128V			
Pin Number	Bank Number	GLB/MC/Pad	ORP		
1	0	GND -			
2	0	TDI -			
3	0	VCCO (Bank 0)	-		
4	0	B0	B^0		
5	0	B1	B^1		
6	0	B2	B^2		
7	0	B4	B^3		
8	0	B5	B^4		
9	0	B6	B^5		
10	0	GND (Bank 0)	-		
11	0	B8	B^6		
12	0	B9	B^7		
13	0	B10	B^8		
14	0	B12	B^9		
15	0	B13	B^10		
16	0	B14	B^11		
17	0	VCCO (Bank 0)	-		
18	0	C14	C^11		
19	0	C13	C^10		
20	0	C12	C^9		
21	0	C10	C^8		
22	0	C9	C^7		
23	0	C8	C^6		
24	0	GND (Bank 0)	-		
25	0	C6	C^5		
26	0	C5	C^4		
27	0	C4	C^3		
28	0	C2	C^2		
29	0	C0	C^0		
30	0	VCCO (Bank 0)	-		
31	0	TCK	-		
32	0	VCC	-		
33	0	GND	-		
34	0	D14 D^11			
35	0	D13 D^10			
36	0	D12 D^9			
37	0	D10	D^8		
38	0	D9 D^7			
39	0	D8 D^6			
40	0	GND (Bank 0)	-		
41	0	VCCO (Bank 0)	-		
42	0	D6 D^5			

# LA-ispMACH 4128V Logic Signal Connections: 128-Pin TQFP (Cont.)

		LA-ispMACH 4128V		
Pin Number	Bank Number	GLB/MC/Pad	ORP	
43	0	D5	D^4	
44	0	D4	D^3	
45	0	D2	D^2	
46	0	D1 D^1		
47	0	D0	D^0	
48	0	CLK1/I	-	
49	1	GND (Bank 1)	-	
50	1	CLK2/I	-	
51	1	VCC	-	
52	1	E0	E^0	
53	1	E1	E^1	
54	1	E2	E^2	
55	1	E4	E^3	
56	1	E5	E^4	
57	1	E6	E^5	
58	1	VCCO (Bank 1)	-	
59	1	GND (Bank 1)	-	
60	1	E8	E^6	
61	1	E9	E^7	
62	1	E10	E^8	
63	1	E12	E^9	
64	1	E14	E^11	
65	1	GND	-	
66	1	TMS	-	
67	1	VCCO (Bank 1)	-	
68	1	F0	F^0	
69	1	F1	F^1	
70	1	F2	F^2	
71	1	F4	F^3	
72	1	F5	F^4	
73	1	F6 F^5		
74	1	GND (Bank 1)	-	
75	1	F8	F^6	
76	1	F9	F^7	
77	1	F10	F^8	
78	1	F12	F^9	
79	1	F13 F^10		
80	1	F14 F^11		
81	1	VCCO (Bank 1) -		
82	1	G14 G^11		
83	1	G13	G^10	
84	1	G12	G^9	
85	1	G10 G^8		

### **Part Number Description**



### **Ordering Information**

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
LA4032V	LA4032V-75TN48E	32	3.3	7.5	Lead-free TQFP	48	32	Е
LA4032V	LA4032V-75TN44E	32	3.3	7.5	Lead-free TQFP	44	30	Е
	LA4064V-75TN100E	64	3.3	7.5	Lead-free TQFP	100	64	Е
LA4064V	LA4064V-75TN48E	64	3.3	7.5	Lead-free TQFP	48	32	Е
	LA4064V-75TN44E	64	3.3	7.5	Lead-free TQFP	44	30	Е
	LA4128V-75TN144E	128	3.3	7.5	Lead-free TQFP	144	96	Е
LA4128V	LA4128V-75TN128E	128	3.3	7.5	Lead-free TQFP	128	92	Е
	LA4128V-75TN100E	128	3.3	7.5	Lead-free TQFP	100	64	Е
LA4032Z	LA4032ZC-75TN48E	32	1.8	7.5	Lead-free TQFP	48	32	Е
LA4064Z	LA4064ZC-75TN100E	64	1.8	7.5	Lead-free TQFP	100	64	E
LA4004Z	LA4064ZC-75TN48E	64	1.8	7.5	Lead-free TQFP	48	32	Е
LA4128Z	LA4128ZC-75TN100E	128	1.8	7.5	Lead-free TQFP	100	64	Е

### **Automotive Disclaimer**

Products are not designed, intended or warranted to be fail-safe and are not designed, intended or warranted for use in applications related to the deployment of airbags. Further, products are not intended to be used, designed or warranted for use in applications that affect the control of the vehicle unless there is a fail-safe or redundancy feature and also a warning signal to the operator of the vehicle upon failure. Use of products in such applications is fully at the risk of the customer, subject to applicable laws and regulations governing limitations on product liability.

#### For Further Information

In addition to this data sheet, the following technical notes may be helpful when designing with the LA-ispMACH 4000V/Z automotive family:

- TN1004, ispMACH 4000 Timing Model Design and Usage Guidelines
- TN1005, Power Estimation in ispMACH 4000V/B/C/Z Devices

# **Revision History**

Date	Version	Change Summary
April 2006	01.0	Initial release.
October 2006	02.0	Added LA-ispMACH 4000Z support information throughout.
March 2007	02.1	Updated ispMACH 4000 Introduction section.
		Updated Signal Descriptions table.
September 2007	02.2	DC Electrical Characteristics table, removed duplicate specifications.
July 2008	02.3	Lowered the maximum supply current at 85°C to match the commercial product values.
		Added automotive disclaimer.
May 2009	02.4	Correction to t <sub>CW</sub> , tGW, t <sub>WIR</sub> and f <sub>MAX</sub> parameters in External Switching Characteristics table.
May 2009	02.5	Correction to t <sub>CW</sub> , tGW and t <sub>WIR</sub> parameters in External Switching Characteristics table.