

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	128
Number of Gates	-
Number of I/O	92
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	128-LQFP
Supplier Device Package	128-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/la4128v-75tn128e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Lattice Semiconductor

The I/Os in the LA-ispMACH 4000V/Z automotive devices are split into two banks. Each bank has a separate I/O power supply. Inputs can support a variety of standards independent of the chip or bank power supply. Outputs support the standards compatible with the power supply provided to the bank. Support for a variety of standards helps designers implement designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is connected to V_{CCO} of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.


LA-ispMACH 4000V/Z Automotive Architecture

There are a total of two GLBs in the LA-ispMACH 4032V/Z, increasing to 8 GLBs in the LA-ispMACH 4128V/Z. Each GLB has 36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associated I/O cells in the I/O block.

Generic Logic Block

The LA-ispMACH 4000V/Z Automotive GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decoupled from macrocells through the ORP. Figure 2 illustrates the GLB.

Figure 2. Generic Logic Block




AND Array

The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be connected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells.

Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array.

Figure 3. AND Array



Enhanced Logic Allocator


Within the logic allocator, product terms are allocated to macrocells in product term clusters. Each product term cluster is associated with a macrocell. The cluster size for the LA-ispMACH 4000V/Z automotive family is 4+1 (total 5) product terms. The software automatically considers the availability and distribution of product term clusters as it fits the functions within a GLB. The logic allocator is designed to provide three speed paths: 5-PT fast bypass path, 20-PT Speed Locking path and an up to 80-PT path. The availability of these three paths lets designers trade timing variability for increased performance.

The enhanced Logic Allocator of the LA-ispMACH 4000V/Z automotive family consists of the following blocks:

- Product Term Allocator
- Cluster Allocator
- Wide Steering Logic

Figure 4 shows a macrocell slice of the Logic Allocator. There are 16 such slices in the GLB.

Figure 4. Macrocell Slice



Expansion Chains	Macrocells Associated with Expansion Chain (with Wrap Around)	Max PT/Macrocell
Chain-0	$M0 \rightarrow M4 \rightarrow M8 \rightarrow M12 \rightarrow M0$	75
Chain-1	$M1 \rightarrow M5 \rightarrow M9 \rightarrow M13 \rightarrow M1$	80
Chain-2	$M2 \rightarrow M6 \rightarrow M10 \rightarrow M14 \rightarrow M2$	75
Chain-3	$M3 \rightarrow M7 \rightarrow M11 \rightarrow M15 \rightarrow M3$	70


Table 5. Product Term Expansion Capability

Every time the super cluster allocator is used, there is an incremental delay of t_{EXP} . When the super cluster allocator is used, all destinations other than the one being steered to, are given the value of ground (i.e., if the super cluster is steered to M (n+4), then M (n) is ground).

Macrocell

The 16 macrocells in the GLB are driven by the 16 outputs from the logic allocator. Each macrocell contains a programmable XOR gate, a programmable register/latch, along with routing for the logic and control functions. Figure 5 shows a graphical representation of the macrocell. The macrocells feed the ORP and GRP. A direct input from the I/O cell allows designers to use the macrocell to construct high-speed input registers. A programmable delay in this path allows designers to choose between the fastest possible set-up time and zero hold time.

Figure 5. Macrocell



Enhanced Clock Multiplexer

The clock input to the flip-flop can select any of the four block clocks along with the shared PT clock, and true and complement forms of the optional individual term clock. An 8:1 multiplexer structure is used to select the clock. The eight sources for the clock multiplexer are as follows:

- Block CLK0
- Block CLK1
- Block CLK2


Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the LA-ispMACH 4000V/Z family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

Figure 7. ORP Slice



Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 6-10 provide the connection details.

Table 6. ORP Combinations for I/O Blocks with 8 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M1, M2, M3, M4, M5, M6, M7, M8
I/O 2	M2, M3, M4, M5, M6, M7, M8, M9
I/O 3	M3, M4, M5, M6, M7, M8, M9, M10
I/O 4	M4, M5, M6, M7, M8, M9, M10, M11
I/O 5	M5, M6, M7, M8, M9, M10, M11, M12
I/O 6	M6, M7, M8, M9, M10, M11, M12, M13
I/O 7	M7, M8, M9, M10, M11, M12, M13, M14
I/O 8	M8, M9, M10, M11, M12, M13, M14, M15
I/O 9	M9, M10, M11, M12, M13, M14, M15, M0
I/O 10	M10, M11, M12, M13, M14, M15, M0, M1
I/O 11	M11, M12, M13, M14, M15, M0, M1, M2
I/O 12	M12, M13, M14, M15, M0, M1, M2, M3
I/O 13	M13, M14, M15, M0, M1, M2, M3, M4
I/O 14	M14, M15, M0, M1, M2, M3, M4, M5
I/O 15	M15, M0, M1, M2, M3, M4, M5, M6

Table 7. ORP Combinations for I/O Blocks with 16 I/Os

Table 8. ORP Combinations for I/O Blocks with 12 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M1, M2, M3, M4, M5, M6, M7, M8
I/O 2	M2, M3, M4, M5, M6, M7, M8, M9
I/O 3	M4, M5, M6, M7, M8, M9, M10, M11
I/O 4	M5, M6, M7, M8, M9, M10, M11, M12
I/O 5	M6, M7, M8, M9, M10, M11, M12, M13
I/O 6	M8, M9, M10, M11, M12, M13, M14, M15
I/O 7	M9, M10, M11, M12, M13, M14, M15, M0
I/O 8	M10, M11, M12, M13, M14, M15, M0, M1
I/O 9	M12, M13, M14, M15, M0, M1, M2, M3
I/O 10	M13, M14, M15, M0, M1, M2, M3, M4
I/O 11	M14, M15, M0, M1, M2, M3, M4, M5

ORP Bypass and Fast Output Multiplexers

The ORP bypass and fast-path output multiplexer is a 4:1 multiplexer and allows the 5-PT fast path to bypass the ORP and be connected directly to the pin with either the regular output or the inverted output. This multiplexer also allows the register output to bypass the ORP to achieve faster t_{CO} .

Output Enable Routing Multiplexers

The OE Routing Pool provides the corresponding local output enable (OE) product term to the I/O cell.

I/O Cell

The I/O cell contains the following programmable elements: output buffer, input buffer, OE multiplexer and bus maintenance circuitry. Figure 8 details the I/O cell.





Figure 9. Global OE Generation for All Devices Except LA-ispMACH 4032V/Z

Figure 10. Global OE Generation for LA-ispMACH 4032V/Z



Zero Power/Low Power and Power Management

The LA-ispMACH 4000V/Z automotive family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced E² low power cell and non sense-amplifier design approach (full CMOS logic approach), the LA-ispMACH 4000V/Z automotive family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any "turbo bits" or other power management schemes associated with a traditional sense-amplifier approach.

Absolute Maximum Ratings^{1, 2, 3}

	LA-ispMACH 4000V (3.3V)	LA-ispMACH 4000Z (1.8V)
Supply Voltage (V _{CC})	0.5 to 5.5V	0.5 to 2.5V
Output Supply Voltage (V _{CCO})	0.5 to 4.5V	0.5 to 4.5V
Input or I/O Tristate Voltage Applied ^{4, 5}	0.5 to 5.5V	0.5 to 5.5V
Storage Temperature	65 to 150°C	65 to 150°C
Junction Temperature (T_j) with Power Applied	55 to 150°C	55 to 150°C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with Lattice <u>Thermal Management</u> document is required.

- 3. All voltages referenced to GND.
- 4. Undershoot of -2V and overshoot of (V_{IH} (MAX) + 2V), up to a total pin voltage of 6.0V, is permitted for a duration of < 20ns.

5. Maximum of 64 I/Os per device with VIN > 3.6V is allowed.

Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Units
	LA-ispMACH 4000V Supply Voltage	3.0	3.6	V
V _{CC}	LA-ispMACH 4000Z Supply Voltage	1.7	1.9	V
	LA-ispMACH 4000Z, Extended Functional Voltage Operations	1.6 ¹	1.9	V
T _A	Ambient Temperature (Automotive)	-40	125	С

1. Devices operating at 1.6V can expect performance degradation up to 35%.

Erase Reprogram Specifications

Parameter	Min.	Max.	Units
Erase/Reprogram Cycle	1,000	—	Cycles

Note: Valid over commercial temperature range.

Hot Socketing Characteristics^{1,2,3}

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Input or I/O Leakage Current	$0 \le V_{IN} \le 3.0V$, Tj = 105°C	—	±30	±150	μΑ
DK		$0 \le V_{IN} \le 3.0V, Tj = 130^{\circ}C$	—	±30	±200	μA

1. Insensitive to sequence of V_{CC} or V_{CCO.} However, assumes monotonic rise/fall rates for V_{CC} and V_{CCO.} provided (V_{IN} - V_{CCO}) \leq 3.6V.

2. $0 < V_{CC} < V_{CC}$ (MAX), $0 < V_{CCO} < V_{CCO}$ (MAX).

3. I_{DK} is additive to I_{PU}, I_{PD} or I_{BH}. Device defaults to pull-up until fuse circuitry is active.

Supply Current, LA-ispMACH 4000V

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
LA-ispMAC	H 4032V					
	Operating Power Supply Current	Vcc = 3.3V	—	11.8	—	mA
ICC	Standby Power Supply Current	Vcc = 3.3V	_	11.3	—	mA
LA-ispMAC	H 4064V					
ICC	Operating Power Supply Current	Vcc = 3.3V	—	12	—	mA
	Standby Power Supply Current	Vcc = 3.3V	_	11.5	—	mA
LA-ispMAC	H 4128V					•
ICC	Operating Power Supply Current	Vcc = 3.3V	—	12	—	mA
	Standby Power Supply Current	Vcc = 3.3V	—	11.5	—	mA


Over Recommended Operating Conditions

I/O DC Electrical Characteristics

		V _{IL}	V _{IH}	V _{IH}		V _{OH}	I _{OL} ¹	I _{OH} ¹			
Standard	Min (V)	Max (V)	Min (V)	Max (V)	V _{OL} Max (V)	Min (V)	(mĀ)	(mA)			
LVTTL	-0.3	0.80	2.0	5.5	0.40	V _{CCO} - 0.40	8.0	-4.0			
	-0.3	0.80	2.0	5.5	0.20	V _{CCO} - 0.20	0.1	-0.1			
LVCMOS 3.3	-0.3	0.80	2.0	5.5	0.40	V _{CCO} - 0.40	8.0	-4.0			
LV CIVICO 3.3	-0.5 0.60 2.0 5.5	5.5	0.20	V _{CCO} - 0.20	0.1	-0.1					
LVCMOS 2.5	-0.3	0.70	1.70	3.6	0.40	V _{CCO} - 0.40	8.0	-4.0			
LV CIVIO 3 2.5					0.20	V _{CCO} - 0.20	0.1	-0.1			
LVCMOS 1.8	-0.3	0.63	1.17	3.6	0.40	V _{CCO} - 0.45	2.0	-2.0			
(4000V)	-0.3	0.03	1.17	3.0	0.20	V _{CCO} - 0.20	0.1	-0.1			
LVCMOS 1.8	-0.3	0.35 * V _{CC}	0.65 * \/	26	0.40	V _{CCO} - 0.45	2.0	-2.0			
(4000Z)	-0.3	0.03 V _{CC} 0.03 V _{CC} 3.0	-0.5 0.55 V _{CC} 0.05 V _{CC} 5.0	0.65 * V _{CC} 3.6	0.05 V _{CC} 3.0	3.0	3.6	0.20	V _{CCO} - 0.20	0.1	-0.1
PCI 3.3 (4000V)	-0.3	1.08	1.5	5.5	0.1 V _{CCO}	0.9 V _{CCO}	1.5	-0.5			
PCI 3.3 (4000Z)	-0.3	0.3 * 3.3 * (V _{CC} / 1.8)	0.5 * 3.3 * (V _{CC} / 1.8)	5.5	0.1 V _{CCO}	0.9 V _{CCO}	1.5	-0.5			

Over Recommended Operating Conditions

 The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed n*8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.



LA-ispMACH 4000V/Z External Switching Characteristics

			ACH 4000V 75	LA-ispMACH 4000Z -75			
Parameter	Description ^{1, 2, 3}	Min.	Max.	Min.	Max.	Units	
t _{PD}	5-PT bypass combinatorial propagation delay		7.5	—	7.5	ns	
t _{PD_MC}	20-PT combinatorial propagation delay through macro- cell	_	8.0	_	8.0	ns	
t _S	GLB register setup time before clock	4.5	_	4.5	—	ns	
t _{ST}	GLB register setup time before clock with T-type register	4.7	_	4.7	—	ns	
t _{SIR}	GLB register setup time before clock, input register path	1.7	_	1.4	—	ns	
t _{SIRZ}	GLB register setup time before clock with zero hold	2.7	_	2.7	—	ns	
t _H	GLB register hold time after clock	0.0	_	0.0	—	ns	
t _{HT}	GLB register hold time after clock with T-type register	0.0	_	0.0	—	ns	
t _{HIR}	GLB register hold time after clock, input register path	1.0	_	1.3	—	ns	
t _{HIRZ}	GLB register hold time after clock, input register path with zero hold	0.0	_	0.0	_	ns	
t _{CO}	GLB register clock-to-output delay		4.5	—	4.5	ns	
t _R	External reset pin to output delay	_	9.0	—	9.0	ns	
t _{RW}	External reset pulse duration	4.0	_	4.0	—	ns	
t _{PTOE/DIS}	Input to output local product term output enable/dis- able	_	9.0		9.0	ns	
t _{GPTOE/DIS}	Input to output global product term output enable/dis- able		10.3	_	10.5	ns	
t _{GOE/DIS}	Global OE input to output enable/disable		7.0	—	7.0	ns	
t _{CW}	Global clock width, high or low	2.8	-	2.8		ns	
t _{GW}	Global gate width low (for low transparent) or high (for high transparent)	2.8	_	2.8	_	ns	
t _{WIR}	Input register clock width, high or low	2.8	-	2.8		ns	
f _{MAX} ⁴	Clock frequency with internal feedback		168	—	168	MHz	
f _{MAX} (Ext.)	Clock frequency with external feedback, $[1/(t_{S} + t_{CO})]$	_	111	—	111	MHz	

Over Recommended Operating Conditions

1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards. Timing v.3.2

2. Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.

3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

Timing Model

The task of determining the timing through the LA-ispMACH 4000V/Z automotive family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, refer to TN1004, ispMACH 4000 Timing Model Design and Usage Guidelines.




Figure 11. LA-ispMACH 4000V/Z Automotive Timing Model

Note: Italicized items are optional delay adders.

LA-ispMACH 4000V/Z Timing Adders¹

				CH 4000V 75	LA-ispMACH 4000Z -75		
Adder Type	Base Parameter	Description	Min.	Max.	Min.	Max.	Units
Optional Delay	Adders						1
t _{INDIO}	t _{INREG}	Input register delay	_	1.00	_	1.30	ns
t _{EXP}	t _{MCELL}	Product term expander delay	_	0.33	_	0.50	ns
t _{ORP}	—	Output routing pool delay	—	0.05	_	0.40	ns
t _{BLA}	t _{ROUTE}	Additional block loading adder	_	0.05	_	0.05	ns
t _{IOI} Input Adjust	ers						
LVTTL_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVTTL standard	—	0.60	_	0.60	ns
LVCMOS33_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 3.3 standard	_	0.60	_	0.60	ns
LVCMOS25_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 2.5 standard	_	0.60	_	0.60	ns
LVCMOS18_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 1.8 standard	—	0.00	—	0.00	ns
PCI_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using PCI compatible input	_	0.60	_	0.60	ns
t _{IOO} Output Adjı	isters						
LVTTL_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as TTL buffer	—	0.20	_	0.20	ns
LVCMOS33_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as 3.3V buffer	_	0.20	_	0.20	ns
LVCMOS25_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as 2.5V buffer	—	0.10	—	0.10	ns
LVCMOS18_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as 1.8V buffer	_	0.00	_	0.00	ns
PCI_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as PCI compatible buffer	— 0.20 — 0.20		0.20	ns	
Slow Slew	t _{BUF} , t _{EN}	Output configured for slow slew rate	_	1.00	_	1.00	ns

Note: Open drain timing is the same as corresponding LVCMOS timing.


Timing v.3.2

1. Refer to TN1004, ispMACH 4000 Timing Model Design and Usage Guidelines for information regarding use of these adders.

Boundary Scan Waveforms and Timing Specifications

Symbol	Parameter	Min.	Max.	Units
t _{BTCP}	TCK [BSCAN test] clock cycle	40	—	ns
t _{втсн}	TCK [BSCAN test] pulse width high	20	—	ns
t _{BTCL}	TCK [BSCAN test] pulse width low	20	—	ns
t _{BTSU}	TCK [BSCAN test] setup time	8	—	ns
t _{BTH}	TCK [BSCAN test] hold time	10	—	ns
t _{BRF}	TCK [BSCAN test] rise and fall time	50	—	mV/ns
t _{BTCO}	TAP controller falling edge of clock to valid output	—	10	ns
t _{BTOZ}	TAP controller falling edge of clock to data output disable	—	10	ns
t _{BTVO}	TAP controller falling edge of clock to data output enable	—	10	ns
t _{BTCPSU}	BSCAN test Capture register setup time	8	—	ns
t _{BTCPH}	BSCAN test Capture register hold time	10	_	ns
t _{BTUCO}	BSCAN test Update reg, falling edge of clock to valid output	—	25	ns
t _{BTUOZ}	BSCAN test Update reg, falling edge of clock to output disable	—	25	ns
t _{BTUOV}	BSCAN test Update reg, falling edge of clock to output enable	—	25	ns

Power Consumption



Power Estimation Coefficients¹

Device	A	В
LA-ispMACH 4032V	11.3	0.010
LA-ispMACH 4064V	11.5	0.010
LA-ispMACH 4128V	11.5	0.011
LA-ispMACH 4032Z	0.010	0.010
LA-ispMACH 4064Z	0.011	0.010
LA-ispMACH 4128Z	0.012	0.010

1. For further information about the use of these coefficients, refer to TN1005, <u>Power Esti-</u> mation in ispMACH 4000V/B/C/Z Devices.

LA-ispMACH 4032V and 4064V Logic Signal Connections: 44-Pin TQFP

		LA-ispMACH	1 4032V	LA-ispMACH	1 4064V	
Pin Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	
1	-	TDI	-	TDI	-	
2	0	A5	A^5	A10	A^5	
3	0	A6	A^6	A12	A^6	
4	0	A7	A^7	A14	A^7	
5	0	GND (Bank 0)	-	GND (Bank 0)	-	
6	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	
7	0	A8	A^8	B0	B^0	
8	0	A9	A^9	B2	B^1	
9	0	A10	A^10	B4	B^2	
10	-	TCK	-	TCK	-	
11	-	VCC	-	VCC	-	
12	-	GND	-	GND	-	
13	0	A12	A^12	B8	B^4	
14	0	A13	A^13	B10	B^5	
15	0	A14	A^14	B12	B^6	
16	0	A15	A^15	B14	B^7	
17	1	CLK2/I	-	CLK2/I	-	
18	1	B0	B^0	CO	C^0	
19	1	B1	B^1	C2	C^1	
20	1	B2	B^2	C4	C^2	
21	1	B3	B^3	C6	C^3	
22	1	B4	B^4	C8	C^4	
23	-	TMS	-	TMS	-	
24	1	B5	B^5	C10	C^5	
25	1	B6	B^6	C12	C^6	
26	1	B7	B^7	C14	C^7	
27	1	GND (Bank 1)	-	GND (Bank 1)	-	
28	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
29	1	B8	B^8	D0	D^0	
30	1	B9	B^9	D2	D^1	
31	1	B10	B^10	D4	D^2	
32	-	TDO	-	TDO	-	
33	-	VCC	-	VCC	-	
34	-	GND	-	GND	-	
35	1	B12	B^12	D8	D^4	
36	1	B13	B^13	D10	D^5	
37	1	B14	B^14	D12	D^6	
38	1	B15/GOE1	B^15	D14/GOE1	D^7	
39	0	CLK0/I	-	CLK0/I	-	
40	0	A0/GOE0	A^0	A0/GOE0	A^0	
41	0	A1	A^1	A2	A^1	
42	0	A2	A^2	A4	A^2	

LA-ispMACH 4032V and 4064V Logic Signal Connections: 44-Pin TQFP

		LA-ispMACH 4032V		LA-ispMA	CH 4064V
Pin Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
43	0	A3	A^3	A6	A^3
44	0	A4	A^4	A8	A^4

LA-ispMACH 4032V/Z and 4064V/Z Logic Signal Connections: 48-Pin TQFP

		LA-ispMACH	4032V/Z	LA-ispMACH	4064V/Z
Pin Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
1	-	TDI	-	TDI	-
2	0	A5	A^5	A10	A^5
3	0	A6	A^6	A12	A^6
4	0	A7	A^7	A14	A^7
5	0	GND (Bank 0)	-	GND (Bank 0)	-
6	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-
7	0	A8	A^8	B0	B^0
8	0	A9	A^9	B2	B^1
9	0	A10	A^10	B4	B^2
10	0	A11	A^11	B6	B^3
11	-	ТСК	-	ТСК	-
12	-	VCC	-	VCC	-
13	-	GND	-	GND	-
14	0	A12	A^12	B8	B^4
15	0	A13	A^13	B10	B^5
16	0	A14	A^14	B12	B^6
17	0	A15	A^15	B14	B^7
18	0	CLK1/I	-	CLK1/I	-
19	1	CLK2/I	-	CLK2/I	-
20	1	B0	B^0	CO	C^0
21	1	B1	B^1	C2	C^1
22	1	B2	B^2	C4	C^2
23	1	B3	B^3	C6	C^3
24	1	B4	B^4	C8	C^4
25	-	TMS	-	TMS	-
26	1	B5	B^5	C10	C^5
27	1	B6	B^6	C12	C^6
28	1	B7	B^7	C14	C^7
29	1	GND (Bank 1)	-	GND (Bank 1)	-
30	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-
31	1	B8	B^8	D0	D^0
32	1	B9	B^9	D2	D^1
33	1	B10	B^10	D4	D^2
34	1	B11	B^11	D6	D^3
35	-	TDO	-	TDO	-

LA-ispMACH 4128V Logic Signal Connections: 144-Pin TQFP (Cont.)

		LA-ispMACH 4128V			
Pin Number	Bank Number	GLB/MC/Pad	ORP		
43	0	D9	D^7		
44	0	D8	D^6		
45	0	NC	-		
46	0	GND (Bank 0)	-		
47	0	VCCO (Bank 0)	-		
48	0	D6	D^5		
49	0	D5	D^4		
50	0	D4	D^3		
51	0	D2	D^2		
52	0	D1	D^1		
53	0	D0	D^0		
54	0	CLK1/I	-		
55	1	GND (Bank 1)	-		
56	1	CLK2/I	-		
57	-	VCC	-		
58	1	E0	E^0		
59	1	E1	E^1		
60	1	E2	E^2		
61	1	E4	E^3		
62	1	E5	E^4		
63	1	E6	E^5		
64	1	VCCO (Bank 1)	-		
65	1	GND (Bank 1)	-		
66	1	E8	E^6		
67	1	E9	E^7		
68	1	E10	E^8		
69	1	E12	E^9		
70	1	E13	E^10		
71	1	E14	E^11		
72	1	NC	-		
73	-	GND	-		
74	-	TMS	-		
75	1	VCCO (Bank 1)	-		
76	1	F0	F^0		
77	1	F1	F^1		
78	1	F2	F^2		
79	1	F4	F^3		
80	1	F5	F^4		
81	1	F6	F^5		
82	1	GND (Bank 1)	-		
83	1	F8	F^6		
84	1	F9	F^7		
85	1	F10	F^8		

LA-ispMACH 4128V Logic Signal Connections: 144-Pin TQFP (Cont.)


		LA-ispMACH 4128V			
Pin Number	Bank Number	GLB/MC/Pad	ORP F^9		
86	1	F12			
87	1	F13	F^10		
88	1	F14	F^11		
89	1	NC	-		
90	1	GND (Bank 1) ¹	-		
91	1	VCCO (Bank 1)	-		
92	1	NC	-		
93	1	G14	G^11		
94	1	G13	G^10		
95	1	G12	G^9		
96	1	G10	G^8		
97	1	G9	G^7		
98	1	G8	G^6		
99	1	GND (Bank 1)	-		
100	1	G6	G^5		
101	1	G5	G^4		
102	1	G4	G^3		
103	1	G2	G^2		
104	1	G1	G^1		
105	1	G0	G^0		
106	1	VCCO (Bank 1)	-		
107	-	TDO	-		
108	-	VCC	-		
109	-	GND	-		
110	1	NC	-		
111	1	H14	H^11		
112	1	H13	H^10		
113	1	H12	H^9		
114	1	H10	H^8		
115	1	H9	H^7		
116	1	H8	H^6		
117	1	NC	-		
118	1	GND (Bank 1)	-		
119	1	VCCO (Bank 1)	-		
120	1	H6	H^5		
121	1	H5	H^4		
122	1	H4	H^3		
123	1	H2	H^2		
124	1	H1	H^1		
125	1	H0/GOE1	H^0		
126	1	CLK3/I	-		
127	0	GND (Bank 0)	-		
128	0	CLK0/I	-		

LA-ispMACH 4128V Logic Signal Connections: 144-Pin TQFP (Cont.)

		LA-ispMACI	H 4128V
Pin Number	Bank Number	GLB/MC/Pad	H 4128V ORP - A^0 A^1 A^2 A^3 A^2 A^3 A^4 A^5 - - - A^6 A^7 A^8 A^9 A^10 A^11
129	-	VCC	-
130	0	A0/GOE0	A^0
131	0	A1	A^1
132	0	A2	A^2
133	0	A4	A^3
134	0	A5	A^4
135	0	A6	A^5
136	0	VCCO (Bank 0)	-
137	0	GND (Bank 0)	-
138	0	A8	A^6
139	0	A9	A^7
140	0	A10	A^8
141	0	A12	A^9
142	0	A13	A^10
143	0	A14	A^11
144	0	NC ²	-

1. For device migration considerations, these NC pins are GND pins for I/O banks in LA-ispMACH 4128V devices.

Part Number Description



Ordering Information

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
LA4032V	LA4032V-75TN48E	32	3.3	7.5	Lead-free TQFP	48	32	E
LA4032V	LA4032V-75TN44E	32	3.3	7.5	Lead-free TQFP	44	30	E
	LA4064V-75TN100E	64	3.3	7.5	Lead-free TQFP	100	64	E
LA4064V	LA4064V-75TN48E	64	3.3	7.5	Lead-free TQFP	48	32	E
	LA4064V-75TN44E	64	3.3	7.5	Lead-free TQFP	44	30	E
	LA4128V-75TN144E	128	3.3	7.5	Lead-free TQFP	144	96	E
LA4128V	LA4128V-75TN128E	128	3.3	7.5	Lead-free TQFP	128	92	E
	LA4128V-75TN100E	128	3.3	7.5	Lead-free TQFP	100	64	E
LA4032Z	LA4032ZC-75TN48E	32	1.8	7.5	Lead-free TQFP	48	32	E
LA4064Z	LA4064ZC-75TN100E	64	1.8	7.5	Lead-free TQFP	100	64	E
LA4004Z	LA4064ZC-75TN48E	64	1.8	7.5	Lead-free TQFP	48	32	E
LA4128Z	LA4128ZC-75TN100E	128	1.8	7.5	Lead-free TQFP	100	64	E

Automotive Disclaimer

Products are not designed, intended or warranted to be fail-safe and are not designed, intended or warranted for use in applications related to the deployment of airbags. Further, products are not intended to be used, designed or warranted for use in applications that affect the control of the vehicle unless there is a fail-safe or redundancy feature and also a warning signal to the operator of the vehicle upon failure. Use of products in such applications is fully at the risk of the customer, subject to applicable laws and regulations governing limitations on product liability.

For Further Information

In addition to this data sheet, the following technical notes may be helpful when designing with the LA-ispMACH 4000V/Z automotive family:

- TN1004, ispMACH 4000 Timing Model Design and Usage Guidelines
- TN1005, Power Estimation in ispMACH 4000V/B/C/Z Devices