



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Product Status         Obsolete           Core Processor         XA           Core Size         16-Bit           Speed         30MHz           Connectivity         UART/USART           Peripherals         PWM, WDT           Number of I/O         32           Program Memory Size         -           Program Memory Type         ROMIess           EEPROM Size         -           RAM Size         512 x 8           Voltage - Supply (Vcc/Vdd)         2.7V ~ 5.5V           Data Converters         -           Oscillator Type         External           Operating Temperature         0°C ~ 70°C (TA)           Mounting Type         Surface Mount           Package / Case         44-LQFP (10x10)           Supplier Device Package         https://www.e-xfl.com/product-detail/nxp-semiconductors/pxag30kbbd-157	Details	
Core Processor         XA           Core Size         16-Bit           Speed         30MHz           Connectivity         UART/USART           Peripherals         PWM, WDT           Number of I/O         32           Program Memory Size         -           Program Memory Type         ROMIess           EEPROM Size         -           RAM Size         512 x 8           Voltage - Supply (Vcc/Vdd)         2.7V ~ 5.5V           Data Converters         -           Oscillator Type         External           Operating Temperature         0°C ~ 70°C (TA)           Mounting Type         Surface Mount           Package / Case         44-LQFP           Supplier Device Package         44-LQFP (10x10)		Obsolete
Speed         30MHz           Connectivity         UART/USART           Peripherals         PWM, WDT           Number of I/O         32           Program Memory Size         -           Program Memory Type         ROMIess           EEPROM Size         -           RAM Size         512 x 8           Voltage - Supply (Vcc/Vdd)         2.7V ~ 5.5V           Data Converters         -           Oscillator Type         External           Operating Temperature         0°C ~ 70°C (TA)           Mounting Type         Surface Mount           Package / Case         44-LQFP           Supplier Device Package         44-LQFP (10x10)	Core Processor	XA
Connectivity UART/USART  Peripherals PWM, WDT  Number of I/O 32  Program Memory Size - Program Memory Type ROMIess  EEPROM Size - RAM Size 512 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters - Oscillator Type External  Operating Temperature 0°C ~ 70°C (TA)  Mounting Type Surface Mount  Package / Case 44-LQFP (10x10)	Core Size	16-Bit
Peripherals PWM, WDT  Number of I/O 32  Program Memory Size -  Program Memory Type ROMIess  EEPROM Size -  RAM Size 512 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters -  Oscillator Type External  Operating Temperature 0°C ~ 70°C (TA)  Mounting Type Surface Mount  Package / Case 44-LQFP  Supplier Device Package 44-LQFP (10x10)	Speed	30MHz
Number of I/O 32  Program Memory Size -  Program Memory Type ROMIess  EEPROM Size -  RAM Size 512 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters -  Oscillator Type External  Operating Temperature 0°C ~ 70°C (TA)  Mounting Type Surface Mount  Package / Case 44-LQFP  Supplier Device Package 44-LQFP (10x10)	Connectivity	UART/USART
Program Memory Size - Program Memory Type ROMIess  EEPROM Size - RAM Size 512 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters - Oscillator Type External Operating Temperature 0°C ~ 70°C (TA)  Mounting Type Surface Mount  Package / Case 44-LQFP  Supplier Device Package 44-LQFP (10x10)	Peripherals	PWM, WDT
Program Memory Type ROMless  EEPROM Size  RAM Size 512 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters  Oscillator Type External  Operating Temperature 0°C ~ 70°C (TA)  Mounting Type Surface Mount  Package / Case 44-LQFP  Supplier Device Package 44-LQFP (10x10)	Number of I/O	32
EEPROM Size - Supply (Vcc/Vdd) 512 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters - Supply Type External  Operating Temperature 0°C ~ 70°C (TA)  Mounting Type Surface Mount  Package / Case 44-LQFP  Supplier Device Package 44-LQFP (10x10)	Program Memory Size	-
RAM Size 512 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters - Oscillator Type External Operating Temperature 0°C ~ 70°C (TA)  Mounting Type Surface Mount  Package / Case 44-LQFP  Supplier Device Package 44-LQFP (10x10)	Program Memory Type	ROMIess
Voltage - Supply (Vcc/Vdd)  2.7V ~ 5.5V  Data Converters  - Oscillator Type  External  Operating Temperature  0°C ~ 70°C (TA)  Mounting Type  Surface Mount  Package / Case  44-LQFP  Supplier Device Package  44-LQFP (10x10)	EEPROM Size	-
Data Converters - Oscillator Type External Operating Temperature 0°C ~ 70°C (TA)  Mounting Type Surface Mount  Package / Case 44-LQFP Supplier Device Package 44-LQFP (10x10)	RAM Size	512 x 8
Oscillator Type External  Operating Temperature 0°C ~ 70°C (TA)  Mounting Type Surface Mount  Package / Case 44-LQFP  Supplier Device Package 44-LQFP (10x10)	Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Operating Temperature 0°C ~ 70°C (TA)  Mounting Type Surface Mount  Package / Case 44-LQFP  Supplier Device Package 44-LQFP (10x10)	Data Converters	-
Mounting Type Surface Mount  Package / Case 44-LQFP  Supplier Device Package 44-LQFP (10x10)	Oscillator Type	External
Package / Case 44-LQFP Supplier Device Package 44-LQFP (10x10)	Operating Temperature	0°C ~ 70°C (TA)
Supplier Device Package 44-LQFP (10x10)	Mounting Type	Surface Mount
Purchase LIPI	Package / Case	44-LQFP
Purchase URL https://www.e-xfl.com/product-detail/nxp-semiconductors/pxag30kbbd-157	Supplier Device Package	44-LQFP (10x10)
	Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pxag30kbbd-157

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

**XA-G30** 

#### FAMILY DESCRIPTION

The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for high-volume, low-cost applications.

The XA family provides an upward compatibility path for 80C51 users who need higher performance and 64k or more of program memory. Existing 80C51 code can also easily be translated to run on XA microcontrollers.

The performance of the XA architecture supports the comprehensive bit-oriented operations of the 80C51 while incorporating support for multi-tasking operating systems and high-level languages such as C. The speed of the XA architecture, at 10 to 100 times that of the 80C51, gives designers an easy path to truly high performance embedded control.

The XA architecture supports:

- Upward compatibility with the 80C51 architecture
- 16-bit fully static CPU with a 24-bit program and data address range
- Eight 16-bit CPU registers each capable of performing all arithmetic and logic operations as well as acting as memory pointers. Operations may also be performed directly to memory.
- Both 8-bit and 16-bit CPU registers, each capable of performing all arithmetic and logic operations.
- An enhanced instruction set that includes bit intensive logic operations and fast signed or unsigned 16 x 16 multiply and 32 / 16 divide

- Instruction set tailored for high level language support
- Multi-tasking and real-time executives that include up to 32 vectored interrupts, 16 software traps, segmented data memory, and banked registers to support context switching
- Low power operation, which is intrinsic to the XA architecture, includes power-down and idle modes.

More detailed information on the core is available in the XA User Guide.

#### SPECIFIC FEATURES OF THE XA-G30

- 20-bit address range, 1 megabyte each program and data space.
   (Note that the XA architecture supports up to 24 bit addresses.)
- 2.7 V to 5.5 V operation
- 512 bytes of on-chip data RAM
- Three counter/timers with enhanced features (equivalent to 80C51 T0, T1, and T2)
- Watchdog timer
- Two enhanced UARTs
- Four 8-bit I/O ports with 4 programmable output configurations
- 44-pin PLCC and 44-pin LQFP packages

#### ORDERING INFORMATION


	Package									
Type number Name		Description	Temperature Range (°C)	Version						
PXAG30KBBD	LQFP44	plastic low profile quad flat package; 44 leads; body $10 \times 10 \times 1.4$ mm	0 to +70	SOT389-1						
PXAG30KBA	PLCC44	plastic leaded chip carrier; 44 leads	0 to +70	SOT187-2						
PXAG30KFBD	LQFP44	plastic low profile quad flat package; 44 leads; body $10 \times 10 \times 1.4$ mm	-40 to +85	SOT389-1						
PXAG30KFA	PLCC44	plastic leaded chip carrier; 44 leads	-40 to +85	SOT187-2						

2002 Mar 25 1 853-2323 27915


XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30


### PIN CONFIGURATIONS 44-Pin PLCC Package



#### 44-Pin LQFP Package




#### **LOGIC SYMBOL**



XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### **BLOCK DIAGRAM**



2002 Mar 25

XA-G30

### **PIN DESCRIPTIONS**

	PIN.	NO.			
MNEMONIC	PLCC	LQFP	TYPE		NAME AND FUNCTION
$V_{SS}$	1, 22	16	I	Ground: 0 V reference	<del>)</del> .
$V_{DD}$	23, 44	17	I	Power Supply: This is	the power supply voltage for normal, idle, and power down operation.
P0.0 – P0.7	43–36	37–30	I/O	written to them and are port 0 pins as inputs ar configured independer Characteristics for deta	gram/data bus is used, Port 0 becomes the multiplexed low data/instruction
P1.0 – P1.7	2–9	40–44, 1–3	I/O	written to them and are port 1 pins as inputs an configured independer Characteristics for deta	
	2	40	0	A0/WRH: Ac	pecial functions as described below.  Iddress bit 0 of the external address bus when the external data bus is onfigured for an 8 bit width. When the external data bus is configured for a 16
	2	44			t width, this pin becomes the high byte write strobe.  Iddress bit 1 of the external address bus.
	3 4	41 42	0		ddress bit 1 of the external address bus.
	5	43	0		ddress bit 3 of the external address bus.
	6	44	ľ		eceiver input for serial port 1.
	7	1	0	` '	ansmitter output for serial port 1.
	8	2	I/O	T2 (P1.6): Tii	mer/counter 2 external count input/clockout.
	9	3	1	T2EX (P1.7): Ti	mer/counter 2 reload/capture/direction control
P2.0 – P2.7	24–31	18–25	I/O	written to them and are port 2 pins as inputs an configured independer Characteristics for deta When the external prograta/instruction byte and	oit I/O port with a user-configurable output type. Port 2 latches have 1s e configured in the quasi-bidirectional mode during reset. The operation of and outputs depends upon the port configuration selected. Each port pin is ntly. Refer to the section on I/O port configuration and the DC Electrical ails.  ram/data bus is used in 16-bit mode, Port 2 becomes the multiplexed high diaddress lines 12 through 19. When the external program/data bus is used in of address lines that appear on port 2 is user programmable.
P3.0 – P3.7	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-b written to them and are port 3 pins as inputs a	bit I/O port with a user configurable output type. Port 3 latches have 1s e configured in the quasi-bidirectional mode during reset, the operation of and outputs depends upon the port configuration selected. Each port pin is ntly. Refer to the section on I/O port configuration and the DC Electrical
				Port 3 also provides va	arious special functions as described below.
	11	5		RxD0 (P3.0):	Receiver input for serial port 0.
	13	7	0	TxD0 (P3.1):	Transmitter output for serial port 0.
	14	8		INTO (P3.2):	External interrupt 0 input.
	15 16	9 10	I/O	INT1 (P3.3):	External interrupt 1 input.  Timer 0 external input, or timer 0 overflow output.
	16 17	11	I/O I/O	T0 (P3.4): T1/BUSW (P3.5):	Timer 0 external input, or timer 0 overflow output.  Timer 1 external input, or timer 1 overflow output. The value on this pin is
	''	''	1/0	1 1/603W (F3.5).	latched as the external reset input is released and defines the default external data bus width (BUSW). 0 = 8-bit bus and 1 = 16-bit bus.
	18	12	0	WRL (P3.6):	External data memory low byte write strobe.
	19	13	0	RD (P3.7):	External data memory read strobe.
RST	10	4	I	their default states, and	in resets the microcontroller, causing I/O ports and peripherals to take on d the processor to begin execution at the address contained in the reset ction on Reset for details.
ALE/PROG	33	27	I/O		e/Program Pulse: A high output on the ALE pin signals external circuitry to on of the multiplexed address/data bus. A pulse on ALE occurs only when it rocess a bus cycle.

MNEMONIC	PIN. NO.		PIN. NO.		TYPE	NAME AND FUNCTION
MINEMONIC	PLCC	LQFP		NAME AND FUNCTION		
PSEN	32	26	0	<b>Program Store Enable:</b> The read strobe for external program memory. When the microcontroller accesses external program memory, $\overline{PSEN}$ is driven low in order to enable memory devices. $\overline{PSEN}$ is only active when external code accesses are performed.		
EĀ/WAIT	35	29	I	External Access/Wait: The EA input determines whether the internal program memory of the microcontroller is used for code execution. The value on the EA pin is latched as the external reset input is released and applies during later execution. When latched as a 0, external program memory is used exclusively. EA must be LOW since the XA-G30 does not have on-chip code memory. After reset is released, this pin takes on the function of bus Wait input. If Wait is asserted high during any external bus access, that cycle will be extended until Wait is released.		
XTAL1	21	15	I	<b>Crystal 1:</b> Input to the inverting amplifier used in the oscillator circuit and input to the internal clock generator circuits.		
XTAL2	20	14	0	Crystal 2: Output from the oscillator amplifier.		

### **SPECIAL FUNCTION REGISTERS**

NAME	DESCRIPTION	SFR			BIT FUN	CTIONS	AND ADD	RESSES		LSB	RESET
		ADDRESS	MSB	MSB							VALUE
BCR	Bus configuration register	46A		_	Γ_	WAITD	BUSD	BC2	BC1	BC0	Note 1
BTRH	Bus timing register high byte	469	DW1	DW0	DWA1	DWA0	DR1	DR0	DRA1	DRA0	FF
BTRL	Bus timing register low byte	468	WM1	WM0	ALEW	_	CR1	CR0	CRA1	CRA0	EF
CS	Code segment	443									00
DS	Data segment	441									00
ES	Extra segment	442	33F	33E	33D	33C	33B	33A	339	338	00
IEH*	Interrupt enable high byte	427	_	_	_	_	ETI1	ERI1	ETI0	ERI0	00
			337	336	335	334	333	332	331	330	1
IEL*	Interrupt enable low byte	426	EA	_		ET2	ET1	EX1	ET0	EX0	00
IPA0	Interrupt priority 0	4A0	_		PT0		_		PX0		00
IPA1	Interrupt priority 1	4A1	_		PT1		_		PX1		00
IPA2	Interrupt priority 2	4A2	_		_		_		PT2		00
IPA4	Interrupt priority 4	4A4	_		PTI0		_		PRI0		00
IPA5	Interrupt priority 5	4A5	_		PTI1		_		PRI1		00
			387	386	385	384	383	382	381	380	1
P0*	Port 0	430	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FF
			38F	38E	38D	38C	38B	38A	389	388	
P1*	Port 1	431	T2EX	T2	TxD1	RxD1	А3	A2	A1	WRH	FF
			397	396	395	394	393	392	391	390	
P2*	Port 2	432	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	FF

### XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

NAME	DECODIFICAL	SFR			BIT FUN	CTIONS A	AND ADD	RESSES			RESET
NAME	DESCRIPTION	ADDRESS	MSB							LSB	VALUE
			357	356	355	354	353	352	351	350	
SWR*	Software Interrupt Request	42A	_	SWR7	SWR6	SWR5	SWR4	SWR3	SWR2	SWR1	00
			2C7	2C6	2C5	2C4	2C3	2C2	2C1	2C0	1
T2CON*	Timer 2 control register	418	TF2	EXF2	RCLK0	TCLK0	EXEN2	TR2	C/T2	CP/RL2	00
			2CF	2CE	2CD	2CC	2CB	2CA	2C9	2C8	1
T2MOD*	Timer 2 mode control	419	_	_	RCLK1	TCLK1	_	<u> </u>	T2OE	DCEN	00
TH2	Timer 2 high byte	459									00
TL2	Timer 2 low byte	458									00
T2CAPH	Timer 2 capture register, high byte	45B									00
T2CAPL	Timer 2 capture register, low byte	45A									00
			287	286	285	284	283	282	281	280	
TCON*	Timer 0 and 1 control register	410	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00
TH0	Timer 0 high byte	451									00
TH1	Timer 1 high byte	453									00
TL0	Timer 0 low byte	450									00
TL1	Timer 1 low byte	452									00
TMOD	Timer 0 and 1 mode control	45C	GATE	C/T	M1	M0	GATE	C/T	M1	MO	00
			28F	28E	28D	28C	28B	28A	289	288	]
TSTAT*	Timer 0 and 1 extended status	411	_	l –	l –	l –	l –	T10E	_	T0OE	00
			2FF	2FE	2FD	2FC	2FB	2FA	2F9	2F8	1
WDCON*	Watchdog control register	41F	PRE2	PRE1	PRE0			WDRUN	WDTOF	_	Note 6
WDL	Watchdog timer reload	45F		-			-		-	-	00
WFEED1	Watchdog feed 1	45D									х
WFEED2	Watchdog feed 2	45E									х

#### NOTES:

- SFRs are bit addressable.
- 1. At reset, the BCR register is loaded with the binary value 0000 0a11, where "a" is the value on the BUSW pin. This defaults the address bus size to 20 bits since the XA-G30 has only 20 address lines.
- SFR is loaded from the reset vector.
- All bits except F1, F0, and P are loaded from the reset vector. Those bits are all 0.
- 4. Unimplemented bits in SFRs are X (unknown) at all times. Ones should not be written to these bits since they may be used for other
- purposes in future XA derivatives. The reset value shown for these bits is 0.
  Port configurations default to quasi-bidirectional when the XA begins execution from internal code memory after reset, based on the condition found on the EA pin. Thus all PnCFGA registers will contain FF and PnCFGB registers will contain 00. When the XA begins execution using external code memory, the default configuration for pins that are associated with the external bus will be push-pull. The PnCFGA and PnCFGB register contents will reflect this difference.
- 6. The WDCON reset value is E6 for a Watchdog reset, E4 for all other reset causes.
- 7. The XA-G30 implements an 8-bit SFR bus, as stated in Chapter 8 of the XA User Guide. All SFR accesses must be 8-bit operations. Attempts to write 16 bits to an SFR will actually write only the lower 8 bits. Sixteen bit SFR reads will return undefined data in the upper byte.

2002 Mar 25

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### WATCHDOG TIMER

The watchdog timer subsystem protects the system from incorrect code execution by causing a system reset when the watchdog timer underflows as a result of a failure of software to feed the timer prior to the timer reaching its terminal count. It is important to note that the watchdog timer is running after any type of reset and must be turned off by user software if the application does not use the watchdog function.

#### Watchdog Function

The watchdog consists of a programmable prescaler and the main timer. The prescaler derives its clock from the TCLK source that also drives timers 0, 1, and 2. The watchdog timer subsystem consists of a programmable 13-bit prescaler, and an 8-bit main timer. The main timer is clocked (decremented) by a tap taken from one of the top 8-bits of the prescaler as shown in Figure 10. The clock source for the prescaler is the same as TCLK (same as the clock source for the timers). Thus the main counter can be clocked as often as once every 32 TCLKs (see Table 2). The watchdog generates an underflow signal (and is autoloaded from WDL) when the watchdog is at count 0 and the clock to decrement the watchdog occurs. The watchdog is 8 bits wide and the autoload value can range from 0 to FFH. (The autoload value of 0 is permissible since the prescaler is cleared upon autoload).

This leads to the following user design equations. Definitions:  $t_{OSC}$  is the oscillator period, N is the selected prescaler tap value, W is the main counter autoload value, P is the prescaler value from Table 2,  $t_{MIN}$  is the minimum watchdog time-out value (when the autoload value is 0),  $t_{MAX}$  is the maximum time-out value (when the autoload value is FFH),  $t_{D}$  is the design time-out value.

$$t_{MIN} = t_{OSC} \times 4 \times 32 \text{ (W = 0, N = 4)}$$
  
 $t_{MAX} = t_{OSC} \times 64 \times 4096 \times 256 \text{ (W = 255, N = 64)}$   
 $t_{D} = t_{OSC} \times N \times P \times \text{(W + 1)}$ 

The watchdog timer is not directly loadable by the user. Instead, the value to be loaded into the main timer is held in an autoload register. In order to cause the main timer to be loaded with the appropriate value, a special sequence of software action must take place. This operation is referred to as feeding the watchdog timer.

To feed the watchdog, two instructions must be sequentially executed successfully. No intervening SFR accesses are allowed, so interrupts should be disabled before feeding the watchdog. The instructions should move A5H to the WFEED1 register and then 5AH to the WFEED2 register. If WFEED1 is correctly loaded and WFEED2 is not correctly loaded, then an immediate watchdog reset will occur. The program sequence to feed the watchdog timer or cause new WDCON settings to take effect is as follows:

clr ea ; disable global interrupts.
mov.b wfeed1,#A5h ; do watchdog feed part 1
mov.b wfeed2,#5Ah ; do watchdog feed part 2
setb ea ; re-enable global interrupts.

This sequence assumes that the XA interrupt system is enabled and there is a possibility of an interrupt request occurring during the feed sequence. If an interrupt was allowed to be serviced and the service routine contained any SFR access, it would trigger a watchdog reset. If it is known that no interrupt could occur during the feed sequence, the instructions to disable and re-enable interrupts may be removed.

The software must be written so that a feed operation takes place every  $t_{\rm D}$  seconds from the last feed operation. Some tradeoffs may need to be made. It is not advisable to include feed operations in minor loops or in subroutines unless the feed operation is a specific subroutine.

To turn the watchdog timer completely off, the following code sequence should be used:

mov.b wdcon,#0 ; set WD control register to clear WDRUN.
mov.b wfeed1,#A5h ; do watchdog feed part 1
mov.b wfeed2,#5Ah ; do watchdog feed part 2

This sequence assumes that the watchdog timer is being turned off at the beginning of initialization code and that the XA interrupt system has not yet been enabled. If the watchdog timer is to be turned off at a point when interrupts may be enabled, instructions to disable and re-enable interrupts should be added to this sequence.

#### Watchdog Control Register (WDCON)

The reset values of the WDCON and WDL registers will be such that the watchdog timer has a timeout period of  $4\times4096\times t_{OSC}$  and the watchdog is running. WDCON can be written by software but the changes only take effect after executing a valid watchdog feed sequence.

Table 2. Prescaler Select Values in WDCON

PRE2	PRE1	PRE0	DIVISOR
0	0	0	32
0	0	1	64
0	1	0	128
0	1	1	256
1	0	0	512
1	0	1	1024
1	1	0	2048
1	1	1	4096

#### **Watchdog Detailed Operation**

When external RESET is applied, the following takes place:

- Watchdog run control bit set to ON (1).
- Autoload register WDL set to 00 (min. count).
- Watchdog time-out flag cleared.
- Prescaler is cleared.
- Prescaler tap set to the highest divide.
- Autoload takes place.

When coming out of a hardware reset, the software should load the autoload register and then feed the watchdog (cause an autoload).

If the watchdog is running and happens to underflow at the time the external RESET is applied, the watchdog time-out flag will be cleared.

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30




Figure 10. Watchdog Timer in XA-G30

When the watchdog underflows, the following action takes place (see Figure 10):

- Autoload takes place.
- Watchdog time-out flag is set
- Watchdog run bit unchanged.
- Autoload (WDL) register unchanged.
- Prescaler tap unchanged.
- All other device action same as external reset.

Note that if the watchdog underflows, the program counter will be loaded from the reset vector as in the case of an internal reset. The watchdog time-out flag can be examined to determine if the watchdog has caused the reset condition. The watchdog time-out flag bit can be cleared by software.

#### **WDCON** Register Bit Definitions

WDCON.7	PRE2	Prescaler Select 2, reset to 1
WDCON.6	PRE1	Prescaler Select 1, reset to 1
WDCON.5	PRE0	Prescaler Select 0, reset to 1
WDCON.4	_	
WDCON.3	_	
WDCON.2	WDRUN	Watchdog Run Control bit, reset to 1
WDCON.1	WDTOF	Timeout flag
WDCON.0	_	

#### **UARTs**

The XA-G30 includes 2 UART ports that are compatible with the enhanced UART used on the 8xC51FB. Baud rate selection is somewhat different due to the clocking scheme used for the XA timers.

Some other enhancements have been made to UART operation. The first is that there are separate interrupt vectors for each UART's transmit and receive functions. The UART transmitter has been double buffered, allowing packed transmission of data with no gaps between bytes and less critical interrupt service routine timing. A break detect function has been added to the UART. This operates independently of the UART itself and provides a start-of-break status bit that the program may test. Finally, an Overrun Error flag has been added to detect missed characters in the received data stream. The double buffered UART transmitter may require some software changes in code written for the original XA-G30 single buffered UART.

Each UART baud rate is determined by either a fixed division of the oscillator (in UART modes 0 and 2) or by the timer 1 or timer 2 overflow rate (in UART modes 1 and 3).

Timer 1 defaults to clock both UART0 and UART1. Timer 2 can be programmed to clock either UART0 through T2CON (via bits R0CLK and T0CLK) or UART1 through T2MOD (via bits R1CLK and T1CLK). In this case, the UART not clocked by T2 could use T1 as the clock source.

The serial port receive and transmit registers are both accessed at Special Function Register SnBUF. Writing to SnBUF loads the transmit register, and reading SnBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

**Mode 0: Serial I/O expansion mode.** Serial data enters and exits through RxDn. TxDn outputs the shift clock. 8 bits are transmitted/received (LSB first). (The baud rate is fixed at 1/16 the oscillator frequency.)

**Mode 1: Standard 8-bit UART mode.** 10 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SnCON. The baud rate is variable.

Mode 2: Fixed rate 9-bit UART mode. 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8\_n in SnCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8\_n. On receive, the 9th data bit goes into RB8\_n in Special Function Register SnCON, while the stop bit is ignored. The baud rate is programmable to 1/32 of the oscillator frequency.

**Mode 3: Standard 9-bit UART mode.** 11 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SnBUF as a destination register. Reception is initiated in Mode 0 by the condition  $RI_n = 0$  and  $REN_n = 1$ . Reception is initiated in the other modes by the incoming start bit if  $REN_n = 1$ .

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### **Serial Port Control Register**

The serial port control and status register is the Special Function Register SnCON, shown in Figure 12. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8\_n and RB8\_n), and the serial port interrupt bits (TI\_n and RI\_n).

#### TI Flag

In order to allow easy use of the double buffered UART transmitter feature, the TI\_n flag is set by the UART hardware under two conditions. The first condition is the completion of any byte transmission. This occurs at the end of the stop bit in modes 1, 2, or 3, or at the end of the eighth data bit in mode 0. The second condition is when SnBUF is written while the UART transmitter is idle. In this case, the TI\_n flag is set in order to indicate that the second UART transmitter buffer is still available.

Typically, UART transmitters generate one interrupt per byte transmitted. In the case of the XA UART, one additional interrupt is generated as defined by the stated conditions for setting the TI\_n flag. This additional interrupt does not occur if double buffering is bypassed as explained below. Note that if a character oriented approach is used to transmit data through the UART, there could be a second interrupt for each character transmitted, depending on the timing of the writes to SBUF. For this reason, it is generally better to bypass double buffering when the UART transmitter is used in character oriented mode. This is also true if the UART is polled rather than interrupt driven, and when transmission is character oriented rather than message or string oriented. The interrupt occurs at the end of the last byte transmitted when the UART becomes idle. Among other things, this allows a program to determine when a message has been transmitted completely. The interrupt service routine should handle this additional interrupt.

The recommended method of using the double buffering in the application program is to have the interrupt service routine handle a single byte for each interrupt occurrence. In this manner the program essentially does not require any special considerations for double buffering. Unless higher priority interrupts cause delays in the servicing of the UART transmitter interrupt, the double buffering will result in transmitted bytes being tightly packed with no intervening gaps.

#### 9-bit Mode

Please note that the ninth data bit (TB8) is not double buffered. Care must be taken to insure that the TB8 bit contains the intended data at the point where it is transmitted. Double buffering of the UART transmitter may be bypassed as a simple means of synchronizing TB8 to the rest of the data stream.

#### **Bypassing Double Buffering**

The UART transmitter may be used as if it is single buffered. The recommended UART transmitter interrupt service routine (ISR) technique to bypass double buffering first clears the TI\_n flag upon entry into the ISR, as in standard practice. This clears the interrupt that activated the ISR. Secondly, the TI\_n flag is cleared immediately following each write to SnBUF. This clears the interrupt flag that would otherwise direct the program to write to the second transmitter buffer. If there is any possibility that a higher priority interrupt might become active between the write to SnBUF and the clearing of the TI\_n flag, the interrupt system may have to be temporarily disabled during that sequence by clearing, then setting the EA bit in the IEL register.

#### Note Regarding Older XA-G30 Devices

Older versions of the XA-G30, XA-G37, and XA-G35 emulation bondout devices do not have the double buffering feature enabled. Contact factory for details.

### XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### **CLOCKING SCHEME/BAUD RATE GENERATION**

The XA UARTS clock rates are determined by either a fixed division (modes 0 and 2) of the oscillator clock or by the Timer 1 or Timer 2 overflow rate (modes 1 and 3).

The clock for the UARTs in XA runs at 16x the Baud rate. If the timers are used as the source for Baud Clock, since maximum speed of timers/Baud Clock is Osc/4, the maximum baud rate is timer overflow divided by 16 i.e. Osc/64.

In Mode 0, it is fixed at Osc/16. In Mode 2, however, the fixed rate is Osc/32.

	00	Osc/4
Pre-scaler for all Timers T0.1.2	01	Osc/16
controlled by PT1, PT0	10	Osc/64
bits in SCR	11	reserved

#### Baud Rate for UART Mode 0:

Baud\_Rate = Osc/16

#### Baud Rate calculation for UART Mode 1 and 3:

Baud\_Rate = Timer\_Rate/16

Timer\_Rate = Osc/(N\*(Timer\_Range-Timer\_Reload\_Value))

where N = the TCLK prescaler value: 4, 16, or 64. and Timer\_Range = 256 for timer 1 in mode 2.

65536 for timer 1 in mode 0 and timer 2 in count up mode.

The timer reload value may be calculated as follows:

Timer\_Reload\_Value = Timer\_Range-(Osc/(Baud\_Rate\*N\*16))

#### NOTES:

- 1. The maximum baud rate for a UART in mode 1 or 3 is Osc/64.
- The lowest possible baud rate (for a given oscillator frequency and N value) may be found by using a timer reload value of 0.
- 3. The timer reload value may never be larger than the timer range.
- If a timer reload value calculation gives a negative or fractional result, the baud rate requested is not possible at the given oscillator frequency and N value.

#### Baud Rate for UART Mode 2:

Baud\_Rate = Osc/32

#### **Using Timer 2 to Generate Baud Rates**

Timer T2 is a 16-bit up/down counter in XA. As a baud rate generator, timer 2 is selected as a clock source for either/both UART0 and UART1 transmitters and/or receivers by setting TCLKn and/or RCLKn in T2CON and T2MOD. As the baud rate generator, T2 is incremented as Osc/N where N = 4, 16 or 64 depending on TCLK as programmed in the SCR bits PT1, and PTO. So, if T2 is the source of one UART, the other UART could be clocked by either T1 overflow or fixed clock, and the UARTs could run independently with different baud rates.

T2CON	bit5	bit4	
0x418	RCLK0	TCLK0	
T2MOD	bit5	bit4	
0x419	RCLK1	TCLK1	

#### Prescaler Select for Timer Clock (TCLK)

	_			
SCR		bit3	bit2	
0x440		PT1	PT0	

Dit Andressehle	S1STAT 4	25	MSB							LSB	
Bit Addressable Reset Value: 00H			_	_	_	_	FEn	BRn	OEn	STINTn	
BIT	SYMBOL	FUNCT	ION								
SnSTAT.3	FEn		g Error fla I by softwa		nen the re	ceiver fail	s to see a	valid STC	P bit at th	ne end of t	he frame.
SnSTAT.2	BRn	it gives feature	a "Start o operates	f Break Doi independ	etect" on tently of the	oit 8 for Mo	ode 1 and and provid	bit 9 for N	1odes 2 a	nd 3. The	g logic '0'. Thus break detect at status bit that
SnSTAT.1	OEn	the soft	ware has	read the p	revious c		rom the b	uffer), i.e.,		while it is 8 of a new	still full (before byte is
SnSTAT.0	STINTn					of the above ftware writ			nerate a r	eceive inte	errupt (RIn). The

Figure 11. Serial Port Extended Status (SnSTAT) Register (See also Figure 13 regarding Framing Error flag)

### XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30




Figure 12. Serial Port Control (SnCON) Register




Figure 13. UART Framing Error Detection




Figure 14. UART Multiprocessor Communication, Automatic Address Recognition

### XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### **INTERRUPTS**

The XA-G30 supports 38 vectored interrupt sources. These include 9 maskable event interrupts, 7 exception interrupts, 16 trap interrupts, and 7 software interrupts. The maskable interrupts each have 8 priority levels and may be globally and/or individually enabled or disabled.

The XA defines four types of interrupts:

- Exception Interrupts These are system level errors and other very important occurrences which include stack overflow, divide-by-0, and reset.
- Event interrupts These are peripheral interrupts from devices such as UARTs, timers, and external interrupt inputs.
- Software Interrupts These are equivalent of hardware interrupt, but are requested only under software control.
- Trap Interrupts These are TRAP instructions, generally used to call system services in a multi-tasking system.

Exception interrupts, software interrupts, and trap interrupts are generally standard for XA derivatives and are detailed in the XA User Guide. Event interrupts tend to be different on different XA derivatives.

The XA-G30 supports a total of 9 maskable event interrupt sources (for the various XA peripherals), seven software interrupts, 5 exception interrupts (plus reset), and 16 traps. The maskable event interrupts share a global interrupt disable bit (the EA bit in the IEL register) and each also has a separate individual interrupt enable bit (in the IEL or IEH registers). Only three bits of the IPA register values are used on the XA-G30. Each event interrupt can be set to occur at one of 8 priority levels via bits in the Interrupt Priority (IP) registers, IPA0 through IPA5. The value 0 in the IPA field gives the interrupt a priority of 9, the value 2 gives priority 10, etc. The result is the same as if all four bits were used and the top bit set for all values except 0. Details of the priority scheme may be found in the XA User Guide.

The complete interrupt vector list for the XA-G30, including all 4 interrupt types, is shown in the following tables. The tables include the address of the vector for each interrupt, the related priority register bits (if any), and the arbitration ranking for that interrupt source. The arbitration ranking determines the order in which interrupts are processed if more than one interrupt of the same priority occurs simultaneously.

**Table 5. Interrupt Vectors** 

#### **EXCEPTION/TRAPS PRECEDENCE**

DESCRIPTION	VECTOR ADDRESS	ARBITRATION RANKING
Reset (h/w, watchdog, s/w)	0000-0003	0 (High)
Breakpoint (h/w trap 1)	0004–0007	1
Trace (h/w trap 2)	0008-000B	1
Stack Overflow (h/w trap 3)	000C-000F	1
Divide by 0 (h/w trap 4)	0010-0013	1
User RETI (h/w trap 5)	0014-0017	1
TRAP 0- 15 (software)	0040-007F	1

#### **EVENT INTERRUPTS**

DESCRIPTION	FLAG BIT	VECTOR ADDRESS	ENABLE BIT	INTERRUPT PRIORITY	ARBITRATION RANKING
External interrupt 0	IE0	0080-0083	EX0	IPA0.2-0 (PX0)	2
Timer 0 interrupt	TF0	0084-0087	ET0	IPA0.6-4 (PT0)	3
External interrupt 1	IE1	0088-008B	EX1	IPA1.2-0 (PX1)	4
Timer 1 interrupt	TF1	008C-008F	ET1	IPA1.6-4 (PT1)	5
Timer 2 interrupt	TF2(EXF2)	0090-0093	ET2	IPA2.2-0 (PT2)	6
Serial port 0 Rx	RI.0	00A0-00A3	ERI0	IPA4.2-0 (PRIO)	7
Serial port 0 Tx	TI.0	00A4-00A7	ETI0	IPA4.6-4 (PTIO)	8
Serial port 1 Rx	RI.1	00A8-00AB	ERI1	IPA5.2-0 (PRT1)	9
Serial port 1 Tx	TI.1	00AC-00AF	ETI1	IPA5.6-4 (PTI1)	10

#### **SOFTWARE INTERRUPTS**

DESCRIPTION	FLAG BIT	VECTOR ADDRESS	ENABLE BIT	INTERRUPT PRIORITY
Software interrupt 1	SWR1	0100-0103	SWE1	(fixed at 1)
Software interrupt 2	SWR2	0104–0107	SWE2	(fixed at 2)
Software interrupt 3	SWR3	0108-010B	SWE3	(fixed at 3)
Software interrupt 4	SWR4	010C-010F	SWE4	(fixed at 4)
Software interrupt 5	SWR5	0110–0113	SWE5	(fixed at 5)
Software interrupt 6	SWR6	0114–0117	SWE6	(fixed at 6)
Software interrupt 7	SWR7	0118–011B	SWE7	(fixed at 7)

XA-G30

#### ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
Operating temperature under bias	-55 to +125	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V <sub>PP</sub> pin to V <sub>SS</sub>	0 to +13.0	V
Voltage on any other pin to V <sub>SS</sub>	–0.5 to V <sub>DD</sub> +0.5 V	V
Maximum I <sub>OL</sub> per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

#### DC ELECTRICAL CHARACTERISTICS

 $V_{DD}$  = 2.7 V to 5.5 V unless otherwise specified;  $V_{DD}$  =  $T_{amb}$  = 0 to 70 °C for commercial, -40 °C to +85 °C for industrial, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS		UNIT		
STWIBUL	PARAMETER	1EST CONDITIONS	MIN	TYP	MAX	UNII
Supplies		•				
I <sub>DD</sub>	Supply current operating <sup>9,10</sup>	$f_{OSC} = 30 \text{ MHz},$ $T_{amb} = 0 \text{ to } 70 ^{\circ}\text{C}$	-	30	40	mA
I <sub>DD</sub>	Supply current operating <sup>9,10</sup>	$f_{OSC} = 30 \text{ MHz},$ $T_{amb} = -40 \text{ to } +85 ^{\circ}\text{C}$	-	35	45	mA
I <sub>ID</sub>	Idle mode supply current <sup>9,10</sup>	f <sub>osc</sub> = 30 MHz	-	22	30	mA
I <sub>PD</sub>	Power-down current	T <sub>amb</sub> = 0 to 70 °C	-	15	100	μΑ
I <sub>PD</sub>	Power-down current	$T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$	-		150	μΑ
$V_{RAM}$	RAM-keep-alive voltage	RAM-keep-alive voltage	1.5		- 1	V
V <sub>IL</sub>	Input low voltage	-	-0.5		0.22 V <sub>DD</sub>	V
V	Input high voltage, except XTAL1, RST	At 5.0 V	2.2		- 1	V
$V_{IH}$	Input high voltage, except ATALT, RST	At 3.3 V	2		- 1	V
V <sub>IH1</sub>	Input high voltage to XTAL1, RST	For both 3.0 & 5.0 V	0.7 V <sub>DD</sub>		-	V
V <sub>OL</sub>	Output low voltage all ports, ALE, PSEN <sup>3</sup>	$I_{OL} = 3.2 \text{mA}, V_{DD} = 5.0 \text{ V}$	-		0.5	V
VOL	Output low voltage all ports, ALE, F3EN	1.0mA, V <sub>DD</sub> = 3.0 V	-		0.4	V
V	Output high voltage all ports, ALE, PSEN <sup>1</sup>	$I_{OH} = -100 \mu A, V_{DD} = 4.5 \text{ V}$	2.4		-	V
V <sub>OH1</sub>	Output high voltage all ports, ALE, PSEN	$I_{OH} = -15\mu A, V_{DD} = 2.7 \text{ V}$	2.0		-	V
V	Output high voltage, ports P0–3, ALE, PSEN <sup>2</sup>	$I_{OH} = 3.2 \text{mA}, V_{DD} = 4.5 \text{ V}$	2.4		- 1	V
V <sub>OH2</sub>	Output riight voitage, polits F0-3, ALE, F3EN-	I <sub>OH</sub> = 1mA, V <sub>DD</sub> = 2.7 V	2.2		- 1	V
C <sub>IO</sub>	Input/Output pin capacitance	-	-		15	pF
I <sub>IL</sub>	Logical 0 input current, P0–3 <sup>6</sup>	V <sub>IN</sub> = 0.45 V	_	-25	-75	μΑ
ILI	Input leakage current, P0–3 <sup>5</sup>	$V_{IN} = V_{IL}$ or $V_{IH}$	-		±10	μΑ
I <sub>TL</sub>	Logical 1 to 0 transition current all ports <sup>4</sup>	At 5.5 V	-		-650	μА

#### NOTES

- 1. Ports in Quasi bi-directional mode with weak pull-up (applies to ALE, PSEN only during RESET).
- 2. Ports in Push-Pull mode, both pull-up and pull-down assumed to be same strength
- 3. In all output modes
- Port pins source a transition current when used in quasi-bidirectional mode and externally driven from 1 to 0. This current is highest when V<sub>IN</sub> is approximately 2 V.
- 5. Measured with port in high impedance output mode.
- 6. Measured with port in quasi-bidirectional output mode.
- 7. Load capacitance for all outputs=80 pF.
- 8. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum  $I_{OL}$  per port pin: 15 mA (\*NOTE: This is 85°C specification for  $V_{DD} = 5 \text{ V.}$ )

Maximum I<sub>OL</sub> per 8-bit port: 26 mA Maximum total I<sub>OL</sub> for all output: 71 mA

If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. See Figures 25, 26, 29, and 30 for  $I_{DD}$  test conditions, and Figures 27 and 28 for  $I_{CC}$  vs. Frequency.

Max. 5 V Active  $I_{DD} = (fosc \times 1.33 \text{ mA}) + 5 \text{ mA}$ 

Max. 5 V Idle  $I_{ID} = (fosc \times 0.87 \text{ mA}) + 4 \text{ mA}$ 

10.  $V_{DDMIN}$  = 2.85 V operating at  $f_{OSC}$  = 30 MHz and -40 °C to +85 °C

### XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### **AC ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 2.7 V to 5.5 V;  $T_{amb}$  = 0 to +70 °C for commercial, -40 °C to +85 °C for industrial.

CVMDOL	FIGURE	DADA	VARIABL	LINUT		
SYMBOL	FIGURE	PARA	MIN	MAX	UNIT	
External Clo	ock					•
f <sub>C</sub>		Oscillator frequency				
		All devices except PXAG30KFx		0	30	MHz
		PXAG30KFx	V <sub>DD</sub> = 2.85 V to 5.5 V	0	30	MHz
		$T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$	V <sub>DD</sub> = 2.7 V to 2.85 V	0	25	MHz
t <sub>C</sub>	22	Clock period and CPU timing cycl	e	1/f <sub>C</sub>		ns
t <sub>CHCX</sub>	22	Clock high time		t <sub>C</sub> * 0.5		ns
t <sub>CLCX</sub>	22	Clock low time		t <sub>C</sub> * 0.4		ns
t <sub>CLCH</sub>	22	Clock rise time			5	ns
t <sub>CHCL</sub>	22	Clock fall time			5	ns

### AC ELECTRICAL CHARACTERISTICS (V<sub>DD</sub> = 4.5 V TO 5.5 V) $T_{amb}$ = 0 to +70 °C for commercial, -40 °C to +85 °C for industrial.

CVMDO:	FIGURE	DADAMETER	VARIABL	E CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT	
Address Cy	cle					
t <sub>CRAR</sub>	21	Delay from clock rising edge to ALE rising edge	10	46	ns	
t <sub>LHLL</sub>	16	ALE pulse width (programmable)	(V1 * t <sub>C</sub> ) - 6		ns	
t <sub>AVLL</sub>	16	Address valid to ALE de-asserted (set-up)	(V1 * t <sub>C</sub> ) – 12		ns	
t <sub>LLAX</sub>	16	Address hold after ALE de-asserted	$(t_{\rm C}/2) - 10$		ns	
Code Read	Cycle		•			
t <sub>PLPH</sub>	16	PSEN pulse width	(V2 * t <sub>C</sub> ) – 10		ns	
t <sub>LLPL</sub>	16	ALE de-asserted to PSEN asserted	$(t_{\rm C}/2) - 7$		ns	
t <sub>AVIVA</sub>	16	Address valid to instruction valid, ALE cycle (access time)		(V3 * t <sub>C</sub> ) – 36	ns	
t <sub>AVIVB</sub>	17	Address valid to instruction valid, non-ALE cycle (access time)		(V4 * t <sub>C</sub> ) – 29	ns	
t <sub>PLIV</sub>	16	PSEN asserted to instruction valid (enable time)		(V2 * t <sub>C</sub> ) – 29	ns	
t <sub>PXIX</sub>	16	Instruction hold after PSEN de-asserted	0		ns	
t <sub>PXIZ</sub>	16	Bus 3-State after PSEN de-asserted (disable time)		t <sub>C</sub> – 8	ns	
t <sub>IXUA</sub>	16	Hold time of unlatched part of address after instruction latched	0		ns	
Data Read (	Cycle	•	•			
t <sub>RLRH</sub>	18	RD pulse width	(V7 * t <sub>C</sub> ) – 10		ns	
t <sub>LLRL</sub>	18	ALE de-asserted to RD asserted	$(t_{\rm C}/2) - 7$		ns	
t <sub>AVDVA</sub>	18	Address valid to data input valid, ALE cycle (access time)		(V6 * t <sub>C</sub> ) – 36	ns	
t <sub>AVDVB</sub>	19	Address valid to data input valid, non-ALE cycle (access time)		(V5 * t <sub>C</sub> ) – 29	ns	
t <sub>RLDV</sub>	18	RD low to valid data in, enable time		(V7 * t <sub>C</sub> ) – 29	ns	
t <sub>RHDX</sub>	18	Data hold time after RD de-asserted	0		ns	
t <sub>RHDZ</sub>	18	Bus 3-State after RD de-asserted (disable time)		t <sub>C</sub> – 8	ns	
t <sub>DXUA</sub>	18	Hold time of unlatched part of address after data latched	0		ns	
Data Write	Cycle		•			
t <sub>WLWH</sub>	20	WR pulse width	(V8 * t <sub>C</sub> ) – 10		ns	
t <sub>LLWL</sub>	20	ALE falling edge to WR asserted	(V12 * t <sub>C</sub> ) - 10		ns	
t <sub>QVWX</sub>	20	Data valid before WR asserted (data setup time)	(V13 * t <sub>C</sub> ) – 22		ns	
t <sub>WHQX</sub>	20	Data hold time after WR de-asserted (Note 6)	(V11 * t <sub>C</sub> ) - 5		ns	
t <sub>AVWL</sub>	20	Address valid to WR asserted (address setup time) (Note 5)	(V9 * t <sub>C</sub> ) – 22		ns	
t <sub>UAWH</sub>	20	Hold time of unlatched part of address after WR is de-asserted	(V11 * t <sub>C</sub> ) - 7		ns	
Wait Input						
t <sub>WTH</sub>	21	WAIT stable after bus strobe (RD, WR, or PSEN) asserted		(V10 * t <sub>C</sub> ) – 30	ns	
t <sub>WTL</sub>	21	WAIT hold after bus strobe (RD, WR, or PSEN) assertion	(V10 * t <sub>C</sub> ) - 5	<u>.</u>	ns	

**NOTES ON PAGE 23.** 

2002 Mar 25

XA-G30




Figure 16. External Program Memory Read Cycle (ALE Cycle)




Figure 17. External Program Memory Read Cycle (Non-ALE Cycle)

XA-G30




Figure 18. External Data Memory Read Cycle (ALE Cycle)




Figure 19. External Data Memory Read Cycle (Non-ALE Cycle) 8 Bit Bus Only

XA-G30




Figure 20. External Data Memory Write Cycle




Figure 21. WAIT Signal Timing

# XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30





Figure 30.  $\rm\,I_{DD}$  Test Condition, Power Down Mode All other pins are disconnected.  $\rm\,V_{DD}{=}2$  V to 5.5 V

XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

LQFP44: plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm

SOT389-1



#### **DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	H <sub>D</sub>	HE	L	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.60	0.15 0.05	1.45 1.35	0.25	0.45 0.30	0.20 0.12	10.10 9.90	10.10 9.90	0.80	12.15 11.85	12.15 11.85		0.75 0.45	0.20	0.20	0.10	1.14 0.85	1.14 0.85	7° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT389-1	136E08	MS-026				<del>-99-12-17-</del> 00-01-19

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 03-02

Document order number: 9397 750 09576

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.