

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D. A. II.	
Details	
Product Status	Obsolete
Core Processor	XA
Core Size	16-Bit
Speed	30MHz
Connectivity	UART/USART
Peripherals	PWM, WDT
Number of I/O	32
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pxag30kfa-512

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

**XA-G30** 

#### FAMILY DESCRIPTION

The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for high-volume, low-cost applications.

The XA family provides an upward compatibility path for 80C51 users who need higher performance and 64k or more of program memory. Existing 80C51 code can also easily be translated to run on XA microcontrollers.

The performance of the XA architecture supports the comprehensive bit-oriented operations of the 80C51 while incorporating support for multi-tasking operating systems and high-level languages such as C. The speed of the XA architecture, at 10 to 100 times that of the 80C51, gives designers an easy path to truly high performance embedded control.

The XA architecture supports:

- Upward compatibility with the 80C51 architecture
- 16-bit fully static CPU with a 24-bit program and data address range
- Eight 16-bit CPU registers each capable of performing all arithmetic and logic operations as well as acting as memory pointers. Operations may also be performed directly to memory.
- Both 8-bit and 16-bit CPU registers, each capable of performing all arithmetic and logic operations.
- An enhanced instruction set that includes bit intensive logic operations and fast signed or unsigned 16 x 16 multiply and 32 / 16 divide

- Instruction set tailored for high level language support
- Multi-tasking and real-time executives that include up to 32 vectored interrupts, 16 software traps, segmented data memory, and banked registers to support context switching
- Low power operation, which is intrinsic to the XA architecture, includes power-down and idle modes.

More detailed information on the core is available in the XA User Guide.

#### SPECIFIC FEATURES OF THE XA-G30

- 20-bit address range, 1 megabyte each program and data space.
   (Note that the XA architecture supports up to 24 bit addresses.)
- 2.7 V to 5.5 V operation
- 512 bytes of on-chip data RAM
- Three counter/timers with enhanced features (equivalent to 80C51 T0, T1, and T2)
- Watchdog timer
- Two enhanced UARTs
- Four 8-bit I/O ports with 4 programmable output configurations
- 44-pin PLCC and 44-pin LQFP packages

#### ORDERING INFORMATION


	Package			
Type number	Name	Description	Temperature Range (°C)	Version
PXAG30KBBD	LQFP44	plastic low profile quad flat package; 44 leads; body $10 \times 10 \times 1.4$ mm	0 to +70	SOT389-1
PXAG30KBA	PLCC44	plastic leaded chip carrier; 44 leads	0 to +70	SOT187-2
PXAG30KFBD	LQFP44	plastic low profile quad flat package; 44 leads; body $10 \times 10 \times 1.4$ mm	-40 to +85	SOT389-1
PXAG30KFA	PLCC44	plastic leaded chip carrier; 44 leads	-40 to +85	SOT187-2

2002 Mar 25 1 853-2323 27915


XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30


### PIN CONFIGURATIONS 44-Pin PLCC Package



#### 44-Pin LQFP Package




#### **LOGIC SYMBOL**



XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

### **BLOCK DIAGRAM**



MNEMONIC	PIN.	NO.	TYPE	NAME AND FUNCTION
MINEMONIC	PLCC	LQFP		NAME AND FUNCTION
PSEN	32	26	0	<b>Program Store Enable:</b> The read strobe for external program memory. When the microcontroller accesses external program memory, $\overline{PSEN}$ is driven low in order to enable memory devices. $\overline{PSEN}$ is only active when external code accesses are performed.
EA/WAIT	35	29	i	External Access/Wait: The EA input determines whether the internal program memory of the microcontroller is used for code execution. The value on the EA pin is latched as the external reset input is released and applies during later execution. When latched as a 0, external program memory is used exclusively. EA must be LOW since the XA-G30 does not have on-chip code memory. After reset is released, this pin takes on the function of bus Wait input. If Wait is asserted high during any external bus access, that cycle will be extended until Wait is released.
XTAL1	21	15	I	<b>Crystal 1:</b> Input to the inverting amplifier used in the oscillator circuit and input to the internal clock generator circuits.
XTAL2	20	14	0	Crystal 2: Output from the oscillator amplifier.

### **SPECIAL FUNCTION REGISTERS**

NAME	DESCRIPTION	SFR			BIT FUN	CTIONS	AND ADD	RESSES			RESET
		ADDRESS	MSB							LSB	VALUE
BCR	Bus configuration register	46A				WAITD	BUSD	BC2	BC1	BC0	Note 1
BTRH	Bus timing register high byte	469	DW1	DW0	DWA1	DWA0	DR1	DR0	DRA1	DRA0	FF
BTRL	Bus timing register low byte	468	WM1	WM0	ALEW	_	CR1	CR0	CRA1	CRA0	EF
CS	Code segment	443									00
DS	Data segment	441									00
ES	Extra segment	442	33F	33E	33D	33C	33B	33A	339	338	00
IEH*	Interrupt enable high byte	427	_			_	ETI1	ERI1	ETI0	ERI0	00
			337	336	335	334	333	332	331	330	1
IEL*	Interrupt enable low byte	426	EA	_	_	ET2	ET1	EX1	ET0	EX0	00
IPA0	Interrupt priority 0	4A0	_		PT0		<u> </u>		PX0		00
IPA1	Interrupt priority 1	4A1	_		PT1		_		PX1		00
IPA2	Interrupt priority 2	4A2	_		_		_		PT2		00
IPA4	Interrupt priority 4	4A4	_		PTI0		_		PRI0		00
IPA5	Interrupt priority 5	4A5	_		PTI1		_		PRI1		00
			387	386	385	384	383	382	381	380	1
P0*	Port 0	430	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FF
			38F	38E	38D	38C	38B	38A	389	388	
P1*	Port 1	431	T2EX	T2	TxD1	RxD1	АЗ	A2	A1	WRH	FF
			397	396	395	394	393	392	391	390	]
P2*	Port 2	432	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	FF

### XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

NAME	DECODIFICAL	SFR			BIT FUN	CTIONS A	AND ADD	RESSES			RESET
NAME	DESCRIPTION	ADDRESS	MSB							LSB	VALUE
			357	356	355	354	353	352	351	350	
SWR*	Software Interrupt Request	42A	_	SWR7	SWR6	SWR5	SWR4	SWR3	SWR2	SWR1	00
			2C7	2C6	2C5	2C4	2C3	2C2	2C1	2C0	1
T2CON*	Timer 2 control register	418	TF2	EXF2	RCLK0	TCLK0	EXEN2	TR2	C/T2	CP/RL2	00
			2CF	2CE	2CD	2CC	2CB	2CA	2C9	2C8	1
T2MOD*	Timer 2 mode control	419	_	_	RCLK1	TCLK1	_	<u> </u>	T2OE	DCEN	00
TH2	Timer 2 high byte	459									00
TL2	Timer 2 low byte	458									00
T2CAPH	Timer 2 capture register, high byte	45B									00
T2CAPL	Timer 2 capture register, low byte	45A									00
			287	286	285	284	283	282	281	280	
TCON*	Timer 0 and 1 control register	410	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00
TH0	Timer 0 high byte	451									00
TH1	Timer 1 high byte	453									00
TL0	Timer 0 low byte	450									00
TL1	Timer 1 low byte	452									00
TMOD	Timer 0 and 1 mode control	45C	GATE	C/T	M1	M0	GATE	C/T	M1	MO	00
			28F	28E	28D	28C	28B	28A	289	288	]
TSTAT*	Timer 0 and 1 extended status	411	_	l –	l –	l –	l –	T10E	_	T0OE	00
			2FF	2FE	2FD	2FC	2FB	2FA	2F9	2F8	1
WDCON*	Watchdog control register	41F	PRE2	PRE1	PRE0			WDRUN	WDTOF	_	Note 6
WDL	Watchdog timer reload	45F		-			-		-	-	00
WFEED1	Watchdog feed 1	45D									х
WFEED2	Watchdog feed 2	45E									х

#### NOTES:

- SFRs are bit addressable.
- 1. At reset, the BCR register is loaded with the binary value 0000 0a11, where "a" is the value on the BUSW pin. This defaults the address bus size to 20 bits since the XA-G30 has only 20 address lines.
- SFR is loaded from the reset vector.
- All bits except F1, F0, and P are loaded from the reset vector. Those bits are all 0.
- 4. Unimplemented bits in SFRs are X (unknown) at all times. Ones should not be written to these bits since they may be used for other
- purposes in future XA derivatives. The reset value shown for these bits is 0.
  Port configurations default to quasi-bidirectional when the XA begins execution from internal code memory after reset, based on the condition found on the EA pin. Thus all PnCFGA registers will contain FF and PnCFGB registers will contain 00. When the XA begins execution using external code memory, the default configuration for pins that are associated with the external bus will be push-pull. The PnCFGA and PnCFGB register contents will reflect this difference.
- 6. The WDCON reset value is E6 for a Watchdog reset, E4 for all other reset causes.
- 7. The XA-G30 implements an 8-bit SFR bus, as stated in Chapter 8 of the XA User Guide. All SFR accesses must be 8-bit operations. Attempts to write 16 bits to an SFR will actually write only the lower 8 bits. Sixteen bit SFR reads will return undefined data in the upper byte.

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### New Enhanced Mode 0

For timers T0 or T1 the 13-bit count mode on the 80C51 (current Mode 0) has been replaced in the XA with a 16-bit auto-reload mode. Four additional 8-bit data registers (two per timer: RTHn and RTLn) are created to hold the auto-reload values. In this mode, the TH overflow will set the TF flag in the TCON register and cause both the TL and TH counters to be loaded from the RTL and RTH registers respectively.

These new SFRs will also be used to hold the TL reload data in the 8-bit auto-reload mode (Mode 2) instead of TH.

The overflow rate for Timer 0 or Timer 1 in Mode 0 may be calculated as follows:

Timer\_Rate = Osc / (N \* (65536 - Timer\_Reload\_Value))

where N = the TCLK prescaler value: 4 (default), 16, or 64.

#### Mode 1

Mode 1 is the 16-bit non-auto reload mode.

#### Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of RTLn, which is preset by software. The reload leaves THn unchanged.

Mode 2 operation is the same for Timer/Counter 0.

The overflow rate for Timer 0 or Timer 1 in Mode 2 may be calculated as follows:

Timer\_Rate = Osc / (N \* (256 - Timer\_Reload\_Value))

where N = the TCLK prescaler value: 4, 16, or 64.

#### Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, INT0, and TF0. TH0 is locked into a timer function and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.

	ress:410	MSB							LSB	
Bit Addressable Reset Value: 00H		TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
ВІТ	SYMBOL	FUNCTION								
TCON.7	TF1	Timer 1 overfloom This flag will not Cleared by hard	t be set if	TÍOE (TS	STAT.2) is	set.			earing the	bit in software.
TCON.6	TR1	Timer 1 Run co	ntrol bit. S	Set/cleared	d by softwa	are to turr	Timer/Co	ounter 1 o	n/off.	
TCON.5	TCON.5 TF0 Timer 0 overflow flag. Set by hardware on Timer/Counter overflow.  This flag will not be set if T0OE (TSTAT.0) is set.  Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.					bit in software.				
TCON.4	TR0	Timer 0 Run co	ntrol bit. S	Set/cleared	d by softwa	are to turr	Timer/Co	ounter 0 o	n/off.	
TCON.3	IE1	Interrupt 1 Edge Cleared when i	0	,		external i	nterrupt e	dge detec	ted.	
TCON.2	IT1	Interrupt 1 type external interru		t. Set/clea	red by sof	ftware to s	specify fal	ling edge/	low level t	riggered
TCON.1 IE0 Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected.  Cleared when interrupt processed.										
TCON.0	IT0	Interrupt 0 Type triggered exterr			ared by so	oftware to	specify fa	lling edge	/low level	
										SU00604C

Figure 3. Timer/Counter Control (TCON) Register

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30




Figure 7. Timer 2 in Capture Mode




Figure 8. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 9. Timer 2 Auto Reload Mode (DCEN = 1)

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### WATCHDOG TIMER

The watchdog timer subsystem protects the system from incorrect code execution by causing a system reset when the watchdog timer underflows as a result of a failure of software to feed the timer prior to the timer reaching its terminal count. It is important to note that the watchdog timer is running after any type of reset and must be turned off by user software if the application does not use the watchdog function.

#### Watchdog Function

The watchdog consists of a programmable prescaler and the main timer. The prescaler derives its clock from the TCLK source that also drives timers 0, 1, and 2. The watchdog timer subsystem consists of a programmable 13-bit prescaler, and an 8-bit main timer. The main timer is clocked (decremented) by a tap taken from one of the top 8-bits of the prescaler as shown in Figure 10. The clock source for the prescaler is the same as TCLK (same as the clock source for the timers). Thus the main counter can be clocked as often as once every 32 TCLKs (see Table 2). The watchdog generates an underflow signal (and is autoloaded from WDL) when the watchdog is at count 0 and the clock to decrement the watchdog occurs. The watchdog is 8 bits wide and the autoload value can range from 0 to FFH. (The autoload value of 0 is permissible since the prescaler is cleared upon autoload).

This leads to the following user design equations. Definitions:  $t_{OSC}$  is the oscillator period, N is the selected prescaler tap value, W is the main counter autoload value, P is the prescaler value from Table 2,  $t_{MIN}$  is the minimum watchdog time-out value (when the autoload value is 0),  $t_{MAX}$  is the maximum time-out value (when the autoload value is FFH),  $t_{D}$  is the design time-out value.

$$t_{MIN} = t_{OSC} \times 4 \times 32 \text{ (W = 0, N = 4)}$$
  
 $t_{MAX} = t_{OSC} \times 64 \times 4096 \times 256 \text{ (W = 255, N = 64)}$   
 $t_{D} = t_{OSC} \times N \times P \times \text{(W + 1)}$ 

The watchdog timer is not directly loadable by the user. Instead, the value to be loaded into the main timer is held in an autoload register. In order to cause the main timer to be loaded with the appropriate value, a special sequence of software action must take place. This operation is referred to as feeding the watchdog timer.

To feed the watchdog, two instructions must be sequentially executed successfully. No intervening SFR accesses are allowed, so interrupts should be disabled before feeding the watchdog. The instructions should move A5H to the WFEED1 register and then 5AH to the WFEED2 register. If WFEED1 is correctly loaded and WFEED2 is not correctly loaded, then an immediate watchdog reset will occur. The program sequence to feed the watchdog timer or cause new WDCON settings to take effect is as follows:

clr ea ; disable global interrupts.
mov.b wfeed1,#A5h ; do watchdog feed part 1
mov.b wfeed2,#5Ah ; do watchdog feed part 2
setb ea ; re-enable global interrupts.

This sequence assumes that the XA interrupt system is enabled and there is a possibility of an interrupt request occurring during the feed sequence. If an interrupt was allowed to be serviced and the service routine contained any SFR access, it would trigger a watchdog reset. If it is known that no interrupt could occur during the feed sequence, the instructions to disable and re-enable interrupts may be removed.

The software must be written so that a feed operation takes place every  $t_{\rm D}$  seconds from the last feed operation. Some tradeoffs may need to be made. It is not advisable to include feed operations in minor loops or in subroutines unless the feed operation is a specific subroutine.

To turn the watchdog timer completely off, the following code sequence should be used:

mov.b wdcon,#0 ; set WD control register to clear WDRUN.
mov.b wfeed1,#A5h ; do watchdog feed part 1
mov.b wfeed2,#5Ah ; do watchdog feed part 2

This sequence assumes that the watchdog timer is being turned off at the beginning of initialization code and that the XA interrupt system has not yet been enabled. If the watchdog timer is to be turned off at a point when interrupts may be enabled, instructions to disable and re-enable interrupts should be added to this sequence.

#### Watchdog Control Register (WDCON)

The reset values of the WDCON and WDL registers will be such that the watchdog timer has a timeout period of  $4\times4096\times t_{OSC}$  and the watchdog is running. WDCON can be written by software but the changes only take effect after executing a valid watchdog feed sequence.

Table 2. Prescaler Select Values in WDCON

PRE2	PRE1	PRE0	DIVISOR
0	0	0	32
0	0	1	64
0	1	0	128
0	1	1	256
1	0	0	512
1	0	1	1024
1	1	0	2048
1	1	1	4096

#### **Watchdog Detailed Operation**

When external RESET is applied, the following takes place:

- Watchdog run control bit set to ON (1).
- Autoload register WDL set to 00 (min. count).
- Watchdog time-out flag cleared.
- Prescaler is cleared.
- Prescaler tap set to the highest divide.
- Autoload takes place.

When coming out of a hardware reset, the software should load the autoload register and then feed the watchdog (cause an autoload).

If the watchdog is running and happens to underflow at the time the external RESET is applied, the watchdog time-out flag will be cleared.

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30




Figure 12. Serial Port Control (SnCON) Register




Figure 13. UART Framing Error Detection




Figure 14. UART Multiprocessor Communication, Automatic Address Recognition

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### I/O PORT OUTPUT CONFIGURATION

Each I/O port pin can be user configured to one of 4 output types. The types are Quasi-bidirectional (essentially the same as standard 80C51 family I/O ports), Open-Drain, Push-Pull, and Off (high impedance). The default configuration after reset is Quasi-bidirectional. However, in the ROMless mode (the  $\overline{\text{EA}}$  pin is low at reset), the port pins that comprise the external data bus will default to push-pull outputs.

I/O port output configurations are determined by the settings in port configuration SFRs. There are 2 SFRs for each port, called PnCFGA and PnCFGB, where "n" is the port number. One bit in each of the 2 SFRs relates to the output setting for the corresponding port pin, allowing any combination of the 2 output types to be mixed on those port pins. For instance, the output type of port 1 pin 3 is controlled by the setting of bit 3 in the SFRs P1CFGA and P1CFGB.

Table 4 shows the configuration register settings for the 4 port output types. The electrical characteristics of each output type may be found in the DC Characteristic table.

**Table 4. Port Configuration Register Settings** 

PnCFGB	PnCFGA	Port Output Mode
0	0	Open Drain
0	1	Quasi-bidirectional
1	0	Off (high impedance)
1	1	Push-Pull

#### NOTE:

Mode changes may cause glitches to occur during transitions. When modifying both registers, WRITE instructions should be carried out consecutively.

#### **EXTERNAL BUS**

The external program/data bus allows for 8-bit or 16-bit bus width, and address sizes from 12 to 20 bits. The bus width is selected by an input at reset (see Reset Options below), while the address size is set by the program in a configuration register. If all off-chip code is selected (through the use of the  $\overline{\text{EA}}$  pin), the initial code fetches will be done with the maximum address size (20 bits).

#### **RESET**

The device is reset whenever a logic "0" is applied to RST for at least 10 microseconds, placing a low level on the pin re-initializes the on-chip logic. Reset must be asserted when power is initially applied to the XA and held until the oscillator is running.

The duration of reset must be extended when power is initially applied or when using reset to exit power down mode. This is due to the need to allow the oscillator time to start up and stabilize. For most power supply ramp up conditions, this time is 10 milliseconds.

As it is brought high again, an exception is generated which causes the processor to jump to the address contained in the memory location 0000. The destination of the reset jump must be located in the first 64k of code address on power-up, all vectors are 16-bit values and so point to page zero addresses only. After a reset the RAM contents are indeterminate.




Figure 15. Recommended Reset Circuit

#### **RESET OPTIONS**

The  $\overline{EA}$  pin is sampled on the rising edge of the  $\overline{RST}$  pulse, and determines whether the device is to begin execution from internal or external code memory.  $\overline{EA}$  pulled high configures the XA in single-chip mode. If  $\overline{EA}$  is driven low, the device enters ROMless mode. After Reset is released, the  $\overline{EA}$ /WAIT pin becomes a bus wait signal for external bus transactions.

The BUSW/P3.5 pin is weakly pulled high while reset is asserted, allowing simple biasing of the pin with a resistor to ground to select the alternate bus width. If the BUSW pin is not driven at reset, the weak pullup will cause a 1 to be loaded for the bus width, giving a 16-bit external bus. BUSW may be pulled low with a 2.7K or smaller value resistor, giving an 8-bit external bus. The bus width setting from the BUSW pin may be overridden by software once the user program is running.

Both EA and BUSW must be held for three oscillator clock times after reset is deasserted to guarantee that their values are latched correctly.

### **POWER REDUCTION MODES**

The XA-G30 supports Idle and Power Down modes of power reduction. The idle mode leaves some peripherals running to allow them to wake up the processor when an interrupt is generated. The power down mode stops the oscillator in order to minimize power. The processor can be made to exit power down mode via reset or one of the external interrupt inputs. In order to use an external interrupt to re-activate the XA while in power down mode, the external interrupt must be enabled and be configured to level sensitive mode. In power down mode, the power supply voltage may be reduced to the RAM keep-alive voltage (2 V), retaining the RAM, register, and SFR values at the point where the power down mode was entered.

XA-G30

#### ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
Operating temperature under bias	-55 to +125	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V <sub>PP</sub> pin to V <sub>SS</sub>	0 to +13.0	V
Voltage on any other pin to V <sub>SS</sub>	–0.5 to V <sub>DD</sub> +0.5 V	V
Maximum I <sub>OL</sub> per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

#### DC ELECTRICAL CHARACTERISTICS

 $V_{DD}$  = 2.7 V to 5.5 V unless otherwise specified;  $V_{DD}$  =  $T_{amb}$  = 0 to 70 °C for commercial, -40 °C to +85 °C for industrial, unless otherwise specified.

CVMDOL	DADAMETED	TEST CONDITIONS		LIMITS		LINUT
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supplies		•				
I <sub>DD</sub>	Supply current operating <sup>9,10</sup>	$f_{\rm osc} = 30 \text{ MHz},$ $T_{\rm amb} = 0 \text{ to } 70 ^{\circ}\text{C}$	-	30	40	mA
I <sub>DD</sub>	Supply current operating <sup>9,10</sup>	$f_{OSC} = 30 \text{ MHz},$ $T_{amb} = -40 \text{ to } +85 ^{\circ}\text{C}$	-	35	45	mA
I <sub>ID</sub>	Idle mode supply current <sup>9,10</sup>	f <sub>osc</sub> = 30 MHz	-	22	30	mA
I <sub>PD</sub>	Power-down current	T <sub>amb</sub> = 0 to 70 °C	-	15	100	μΑ
I <sub>PD</sub>	Power-down current	$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$	-		150	μΑ
$V_{RAM}$	RAM-keep-alive voltage	RAM-keep-alive voltage	1.5		- 1	V
V <sub>IL</sub>	Input low voltage	-	-0.5		0.22 V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage, except XTAL1, RST	At 5.0 V	2.2		-	V
VIН	input high voltage, except XTALT, NOT	At 3.3 V	2		-	V
V <sub>IH1</sub>	Input high voltage to XTAL1, RST	For both 3.0 & 5.0 V	0.7 V <sub>DD</sub>		-	V
V	Output low voltage all ports, ALE, PSEN <sup>3</sup>	$I_{OL} = 3.2 \text{mA}, V_{DD} = 5.0 \text{ V}$	-		0.5	V
$V_{OL}$	Output low voltage all ports, ALL, F3LIV	1.0mA, V <sub>DD</sub> = 3.0 V	-		0.4	V
\/	Output high voltage all parts. ALE DSEN1	$I_{OH} = -100\mu A, V_{DD} = 4.5 \text{ V}$	2.4		-	V
V <sub>OH1</sub>	Output high voltage all ports, ALE, PSEN <sup>1</sup>	$I_{OH} = -15\mu A, V_{DD} = 2.7 \text{ V}$	2.0		-	V
\/	Output high voltage nexts DO 2 ALE DSEN2	$I_{OH} = 3.2 \text{mA}, V_{DD} = 4.5 \text{ V}$	2.4		- 1	V
$V_{OH2}$	Output high voltage, ports P0–3, ALE, PSEN <sup>2</sup>	I <sub>OH</sub> = 1mA, V <sub>DD</sub> = 2.7 V	2.2		- 1	V
C <sub>IO</sub>	Input/Output pin capacitance	-	-		15	pF
I <sub>IL</sub>	Logical 0 input current, P0–3 <sup>6</sup>	V <sub>IN</sub> = 0.45 V	-	-25	-75	μΑ
I <sub>LI</sub>	Input leakage current, P0–3 <sup>5</sup>	$V_{IN} = V_{IL} \text{ or } V_{IH}$	-		±10	μΑ
I <sub>TL</sub>	Logical 1 to 0 transition current all ports <sup>4</sup>	At 5.5 V	-		-650	μΑ

#### NOTES:

- 1. Ports in Quasi bi-directional mode with weak pull-up (applies to ALE, PSEN only during RESET).
- 2. Ports in Push-Pull mode, both pull-up and pull-down assumed to be same strength
- 3. In all output modes
- 4. Port pins source a transition current when used in quasi-bidirectional mode and externally driven from 1 to 0. This current is highest when V<sub>IN</sub> is approximately 2 V.
- 5. Measured with port in high impedance output mode.
- 6. Measured with port in quasi-bidirectional output mode.
- Load capacitance for all outputs=80 pF.
- 8. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum I<sub>OL</sub> per port pin: 15 mA (\*NOTE: This is 85°C specification for  $V_{DD} = 5 \text{ V.}$ )

Maximum I<sub>OL</sub> per 8-bit port:

Maximum total  $I_{OL}$  for all output: 71 mA If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. See Figures 25, 26, 29, and 30 for  $I_{DD}$  test conditions, and Figures 27 and 28 for  $I_{CC}$  vs. Frequency.

Max. 5 V Active  $I_{DD} = (fosc \times 1.33 \text{ mA}) + 5 \text{ mA}$ 

Max. 5 V Idle  $I_{ID}$  = (fosc × 0.87 mA) + 4 mA

10.  $V_{DDMIN}$  = 2.85 V operating at  $f_{OSC}$  = 30 MHz and -40 °C to +85 °C

### XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### **AC ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 2.7 V to 5.5 V;  $T_{amb}$  = 0 to +70 °C for commercial, -40 °C to +85 °C for industrial.

CVMDOL	FIGURE	DADA	METER	VARIABL	E CLOCK	LINUT
SYMBOL	FIGURE	PARA	METER	MIN	MAX	UNIT
External Clo	ock					
f <sub>C</sub>		Oscillator frequency				
		All devices except PXAG30KFx		0	30	MHz
		PXAG30KFx	V <sub>DD</sub> = 2.85 V to 5.5 V	0	30	MHz
		$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$	V <sub>DD</sub> = 2.7 V to 2.85 V	0	25	MHz
t <sub>C</sub>	22	Clock period and CPU timing cycl	e	1/f <sub>C</sub>		ns
t <sub>CHCX</sub>	22	Clock high time		t <sub>C</sub> * 0.5		ns
t <sub>CLCX</sub>	22	Clock low time		t <sub>C</sub> * 0.4		ns
t <sub>CLCH</sub>	22	Clock rise time			5	ns
t <sub>CHCL</sub>	22	Clock fall time			5	ns

### AC ELECTRICAL CHARACTERISTICS (V<sub>DD</sub> = 4.5 V TO 5.5 V) $T_{amb}$ = 0 to +70 °C for commercial, -40 °C to +85 °C for industrial.

CVMDO:	FIGURE	DADAMETER	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT
Address Cy	cle				
t <sub>CRAR</sub>	21	Delay from clock rising edge to ALE rising edge	10	46	ns
t <sub>LHLL</sub>	16	ALE pulse width (programmable)	(V1 * t <sub>C</sub> ) - 6		ns
t <sub>AVLL</sub>	16	Address valid to ALE de-asserted (set-up)	(V1 * t <sub>C</sub> ) – 12		ns
t <sub>LLAX</sub>	16	Address hold after ALE de-asserted	$(t_{\rm C}/2) - 10$		ns
Code Read	Cycle		•		
t <sub>PLPH</sub>	16	PSEN pulse width	(V2 * t <sub>C</sub> ) – 10		ns
t <sub>LLPL</sub>	16	ALE de-asserted to PSEN asserted	$(t_{\rm C}/2) - 7$		ns
t <sub>AVIVA</sub>	16	Address valid to instruction valid, ALE cycle (access time)		(V3 * t <sub>C</sub> ) - 36	ns
t <sub>AVIVB</sub>	17	Address valid to instruction valid, non-ALE cycle (access time)		(V4 * t <sub>C</sub> ) – 29	ns
t <sub>PLIV</sub>	16	PSEN asserted to instruction valid (enable time)		(V2 * t <sub>C</sub> ) – 29	ns
t <sub>PXIX</sub>	16	Instruction hold after PSEN de-asserted	0		ns
t <sub>PXIZ</sub>	16	Bus 3-State after PSEN de-asserted (disable time)		t <sub>C</sub> – 8	ns
t <sub>IXUA</sub>	16	Hold time of unlatched part of address after instruction latched	0		ns
Data Read (	Cycle	•	•		
t <sub>RLRH</sub>	18	RD pulse width	(V7 * t <sub>C</sub> ) – 10		ns
t <sub>LLRL</sub>	18	ALE de-asserted to RD asserted	$(t_{\rm C}/2) - 7$		ns
t <sub>AVDVA</sub>	18	Address valid to data input valid, ALE cycle (access time)		(V6 * t <sub>C</sub> ) – 36	ns
t <sub>AVDVB</sub>	19	Address valid to data input valid, non-ALE cycle (access time)		(V5 * t <sub>C</sub> ) – 29	ns
t <sub>RLDV</sub>	18	RD low to valid data in, enable time		(V7 * t <sub>C</sub> ) – 29	ns
t <sub>RHDX</sub>	18	Data hold time after RD de-asserted	0		ns
t <sub>RHDZ</sub>	18	Bus 3-State after RD de-asserted (disable time)		t <sub>C</sub> – 8	ns
t <sub>DXUA</sub>	18	Hold time of unlatched part of address after data latched	0		ns
Data Write	Cycle		•		
t <sub>WLWH</sub>	20	WR pulse width	(V8 * t <sub>C</sub> ) – 10		ns
t <sub>LLWL</sub>	20	ALE falling edge to WR asserted	(V12 * t <sub>C</sub> ) - 10		ns
t <sub>QVWX</sub>	20	Data valid before WR asserted (data setup time)	(V13 * t <sub>C</sub> ) – 22		ns
t <sub>WHQX</sub>	20	Data hold time after WR de-asserted (Note 6)	(V11 * t <sub>C</sub> ) - 5		ns
t <sub>AVWL</sub>	20	Address valid to WR asserted (address setup time) (Note 5)	(V9 * t <sub>C</sub> ) – 22		ns
t <sub>UAWH</sub>	20	Hold time of unlatched part of address after WR is de-asserted	(V11 * t <sub>C</sub> ) - 7		ns
Wait Input					1
t <sub>WTH</sub>	21	WAIT stable after bus strobe (RD, WR, or PSEN) asserted		(V10 * t <sub>C</sub> ) – 30	ns
t <sub>WTL</sub>	21	WAIT hold after bus strobe (RD, WR, or PSEN) assertion	(V10 * t <sub>C</sub> ) - 5		ns

**NOTES ON PAGE 23.** 

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

### AC ELECTRICAL CHARACTERISTICS (V<sub>DD</sub> = 2.7 V to 4.5 V)

 $T_{amb}$  = 0 to +70 °C for commercial, -40 °C to +85 °C for industrial.

CVMDO	FIGURE	DADAMETED	VARIABL			
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT	
Address Cy	cle					
t <sub>CRAR</sub>	21	Delay from clock rising edge to ALE rising edge	15	60	ns	
t <sub>LHLL</sub>	16	ALE pulse width (programmable)	(V1 * t <sub>C</sub> ) – 10		ns	
t <sub>AVLL</sub>	16	Address valid to ALE de-asserted (set-up)	(V1 * t <sub>C</sub> ) – 18		ns	
t <sub>LLAX</sub>	16	Address hold after ALE de-asserted	(t <sub>C</sub> /2) – 12		ns	
Code Read	Cycle		_			
t <sub>PLPH</sub>	16	PSEN pulse width	(V2 * t <sub>C</sub> ) – 12		ns	
t <sub>LLPL</sub>	16	ALE de-asserted to PSEN asserted	(t <sub>C</sub> /2) – 9		ns	
t <sub>AVIVA</sub>	16	Address valid to instruction valid, ALE cycle (access time)		(V3 * t <sub>C</sub> ) – 58	ns	
t <sub>AVIVB</sub>	17	Address valid to instruction valid, non-ALE cycle (access time)		(V4 * t <sub>C</sub> ) – 52	ns	
t <sub>PLIV</sub>	16	PSEN asserted to instruction valid (enable time)		(V2 * t <sub>C</sub> ) – 52	ns	
t <sub>PXIX</sub>	16	Instruction hold after PSEN de-asserted	0		ns	
t <sub>PXIZ</sub>	16	Bus 3-State after PSEN de-asserted (disable time)		t <sub>C</sub> – 8	ns	
t <sub>IXUA</sub>	16	Hold time of unlatched part of address after instruction latched	0		ns	
Data Read (	Cycle	•	<u>'</u>			
t <sub>RLRH</sub>	18	RD pulse width	(V7 * t <sub>C</sub> ) – 12		ns	
t <sub>LLRL</sub>	18	ALE de-asserted to RD asserted	(t <sub>C</sub> /2) – 9		ns	
t <sub>AVDVA</sub>	18	Address valid to data input valid, ALE cycle (access time)		(V6 * t <sub>C</sub> ) – 58	ns	
t <sub>AVDVB</sub>	19	Address valid to data input valid, non-ALE cycle (access time)		(V5 * t <sub>C</sub> ) – 52	ns	
t <sub>RLDV</sub>	18	RD low to valid data in, enable time		(V7 * t <sub>C</sub> ) – 52	ns	
t <sub>RHDX</sub>	18	Data hold time after RD de-asserted	0		ns	
t <sub>RHDZ</sub>	18	Bus 3-State after RD de-asserted (disable time)		t <sub>C</sub> – 8	ns	
t <sub>DXUA</sub>	18	Hold time of unlatched part of address after data latched	0		ns	
Data Write (	Cycle		•			
t <sub>WLWH</sub>	20	WR pulse width	(V8 * t <sub>C</sub> ) - 12		ns	
t <sub>LLWL</sub>	20	ALE falling edge to WR asserted	(V12 * t <sub>C</sub> ) - 10		ns	
t <sub>QVWX</sub>	20	Data valid before WR asserted (data setup time)	(V13 * t <sub>C</sub> ) – 28		ns	
t <sub>WHQX</sub>	20	Data hold time after WR de-asserted (Note 6)	(V11 * t <sub>C</sub> ) - 8		ns	
t <sub>AVWL</sub>	20	Address valid to WR asserted (address setup time) (Note 5)	(V9 * t <sub>C</sub> ) – 28		ns	
t <sub>UAWH</sub>	20	Hold time of unlatched part of address after WR is de-asserted	(V11 * t <sub>C</sub> ) - 10		ns	
Wait Input						
t <sub>WTH</sub>	21	WAIT stable after bus strobe (RD, WR, or PSEN) asserted		(V10 * t <sub>C</sub> ) – 40	ns	
t <sub>WTL</sub>	21	WAIT hold after bus strobe (RD, WR, or PSEN) assertion	(V10 * t <sub>C</sub> ) - 5	-	ns	

#### NOTES:

- Load capacitance for all outputs = 80 pF.
- 2. Variables V1 through V13 reflect programmable bus timing, which is programmed via the Bus Timing registers (BTRH and BTRL). Refer to the XA User Guide for details of the bus timing settings.
  - V1) This variable represents the programmed width of the ALE pulse as determined by the ALEW bit in the BTRL register. V1 = 0.5 if the ALEW bit = 0, and 1.5 if the ALEW bit = 1.
  - V2) This variable represents the programmed width of the PSEN pulse as determined by the CR1 and CR0 bits or the CRA1, CRA0, and ALEW bits in the BTRL register.
    - For a bus cycle with no ALE, V2 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11. Note that during burst
      mode code fetches, PSEN does not exhibit transitions at the boundaries of bus cycles. V2 still applies for the purpose of
      determining peripheral timing requirements.
    - For a bus cycle with an ALE, V2 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and 5 if CRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5).
       Example: If CRA1/0 = 10 and ALEW = 1, the V2 = 4 (1.5 + 0.5) = 2.

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

- V3) This variable represents the programmed length of an entire code read cycle **with** ALE. This time is determined by the CRA1 and CRA0 bits in the BTRL register. V3 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and 5 if CRA1/0 = 11).
- V4) This variable represents the programmed length of an entire code read cycle with **no** ALE. This time is determined by the CR1 and CR0 bits in the BTRL register. V4 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11.
- V5) This variable represents the programmed length of an entire data read cycle with **no** ALE. this time is determined by the DR1 and DR0 bits in the BTRH register. V5 = 1 if DR1/0 = 00, 2 if DR1/0 = 01, 3 if DR1/0 = 10, and 4 if DR1/0 = 11.
- V6) This variable represents the programmed length of an entire data read cycle **with** ALE. The time is determined by the DRA1 and DRA0 bits in the BTRH register. V6 = the total bus cycle duration (2 if DRA1/0 = 00, 3 if DRA1/0 = 01, 4 if DRA1/0 = 10, and 5 if DRA1/0 = 11).
- V7) This variable represents the programmed width of the RD pulse as determined by the DR1 and DR0 bits or the DRA1, DRA0 in the BTRH register, and the ALEW bit in the BTRL register. Note that during a 16-bit operation on an 8-bit external bus, RD remains low and does not exhibit a transition between the first and second byte bus cycles. V7 still applies for the purpose of determining peripheral timing requirements. The timing for the first byte is for a bus cycle with ALE, the timing for the second byte is for a bus cycle with no ALE.
  - For a bus cycle with **no** ALE, V7 = 1 if DR1/0 = 00, 2 if DR1/0 = 01, 3 if DR1/0 = 10, and 4 if DR1/0 = 11.
  - For a bus cycle with an ALE, V7 = the total bus cycle duration (2 if DRA1/0 = 00, 3 if DRA1/0 = 01, 4 if DRA1/0 = 10, and 5 if DRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5).
     Example: If DRA1/0 = 00 and ALEW = 0, then V7 = 2 (0.5 + 0.5) = 1.
- V8) This variable represents the programmed width of the WRL and/or WRH pulse as determined by the WM1 bit in the BTRL register. V8 1 if WM1 = 0, and 2 if WM1 = 1.
- V9) This variable represents the programmed address setup time for a write as determined by the data write cycle duration (defined by DW1 and DW0 or the DWA1 and DWA0 bits in the BTRH register), the WM0 bit in the BTRL register, and the value of V8.
  - For a bus cycle with an ALE, V9 = the total bus write cycle duration (2 if DWA1/0 = 00, 3 if DWA1/0 = 01, 4 if DWA1/0 = 10, and 5 if DWA1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1).
    - Example: If DWA1/0 = 10, WM0 = 1, and WM1 = 1, then V9 = 4 1 2 = 1.
    - For a bus cycle with **no** ALE, V9 = the total bus cycle duration (2 if DW1/0 = 00, 3 if DW1/0 = 01, 4 if DW1/0 = 10, and 5 if DW1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1).
      Example: If DW1/0 = 11, WM0 = 1, and WM1 = 0, then V9 = 5 1 1 = 3.
- V10) This variable represents the length of a bus strobe for calculation of WAIT setup and hold times. The strobe may be RD (for data read cycles), WRL and/or WRH (for data write cycles), or PSEN (for code read cycles), depending on the type of bus cycle being widened by WAIT. V10 = V2 for WAIT associated with a code read cycle using PSEN. V10 = V8 for a data write cycle using WRL and/or WRH. V10 = V7-1 for a data read cycle using RD. This means that a single clock data read cycle cannot be stretched using WAIT. If WAIT is used to vary the duration of data read cycles, the RD strobe width must be set to be at least two clocks in duration. Also see Note 4
- V11) This variable represents the programmed write hold time as determined by the WM0 bit in the BTRL register. V11 = 0 if the WM0 bit = 0, and 1 if the WM0 bit = 1.
- V12) This variable represents the programmed period between the end of the ALE pulse and the beginning of the WRL and/or WRH pulse as determined by the data write cycle duration (defined by the DWA1 and DWA0 bits in the BTRH register), the WM0 bit in the BTRL
  - register, and the values of V1 and V8. V12 = the total bus cycle duration (2 if DWA1/0 = 00, 3 if DWA1/0 = 01, 4 if DWA1/0 = 10, and 5 if DWA1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1), minus the width of the ALE pulse (V1).
    - Example: If DWA1/0 = 11, WM0 = 1, WM1 = 0, and ALEW = 1, then V12 = 5 1 1 1.5 = 1.5.
- V13) This variable represents the programmed data setup time for a write as determined by the data write cycle duration (defined by DW1 and DW0 or the DWA1 and DWA0 bits in the BTRH register), the WM0 bit in the BTRL register, and the values of V1 and V8.
  - For a bus cycle with an ALE, V13 = the total bus cycle duration (2 if DWA1/0 = 00, 3 if DWA1/0 = 01, 4 if DWA1/0 = 10, and 5 if DWA1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1), minus the number of clocks used by ALE (V1 + 0.5).
    Example: If DWA1/0 = 11, WM0 = 1, WM1 = 1, and ALEW = 0, then V13 = 5 1 2 1 = 1.
  - For a bus cycle with **no** ALE, V13 = the total bus cycle duration (2 if DW1/0 = 00, 3 if DW1/0 = 01, 4 if DW1/0 = 10, and 5 if DW1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1).
    Example: If DW1/0 = 01, WM0 = 1, and WM1 = 0, then V13 = 3 1 1 = 1.
- 3. Not all combinations of bus timing configuration values result in valid bus cycles. Please refer to the XA User Guide section on the External Bus for details.
- 4. When code is being fetched for execution on the external bus, a burst mode fetch is used that does not have PSEN edges in every fetch cycle. Thus, if WAIT is used to delay code fetch cycles, a change in the low order address lines must be detected to locate the beginning of a cycle. This would be A3–A0 for an 8-bit bus, and A3–A1 for a 16-bit bus. Also, a 16-bit data read operation conducted on a 8-bit wide bus similarly does not include two separate RD strobes. So, a rising edge on the low order address line (A0) must be used to trigger a WAIT in the second half of such a cycle.
- 5. This parameter is provided for peripherals that have the data clocked in on the falling edge of the WR strobe. This is not usually the case, and in most applications this parameter is not used.
- 6. Please note that the XA-G30 requires that extended data bus hold time (WM0 = 1) to be used with external bus write cycles.

XA-G30




Figure 18. External Data Memory Read Cycle (ALE Cycle)




Figure 19. External Data Memory Read Cycle (Non-ALE Cycle) 8 Bit Bus Only

XA-G30




Figure 20. External Data Memory Write Cycle




Figure 21. WAIT Signal Timing

### XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30




Figure 22. External Clock Drive




Figure 23. AC Testing Input/Output




Figure 24. Float Waveform




Figure 25. I<sub>DD</sub> Test Condition, Active Mode All other pins are disconnected




Figure 26. I<sub>DD</sub> Test Condition, Idle Mode All other pins are disconnected

# XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30





Figure 30.  $\rm\,I_{DD}$  Test Condition, Power Down Mode All other pins are disconnected.  $\rm\,V_{DD}{=}2$  V to 5.5 V

XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



### DIMENSIONS (mm dimensions are derived from the original inch dimensions)

UNIT	А	A <sub>1</sub> min.	A <sub>3</sub>	A <sub>4</sub> max.	bр	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	е	еD	еE	н <sub>D</sub>	HE	k	Lp	v	w	у		Z <sub>E</sub> <sup>(1)</sup> max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66		16.66 16.51	1.27	16.00 14.99					1.44 1.02	0.18	0.18	0.1	2.16	2.16	45°
inches	0.180 0.165	0.02	0.01		0.021 0.013					0.63 0.59			0.695 0.685			0.007	0.007	0.004	0.085		

#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	IEC JEDEC JEITA				ISSUE DATE	
SOT187-2	112E10	MS-018	EDR-7319			<del>99-12-27</del> 01-11-14	

## XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

XA-G30

#### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 03-02

Document order number: 9397 750 09576

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.