



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	11
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-UFBGA, WLCSP
Supplier Device Package	16-WLCSP (2.17x2.32)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1102uk-118">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1102uk-118</a>

- ◆ GPIO pins can be used as edge and level sensitive interrupt sources.
- ◆ Four general purpose counter/timers with a total of one capture input and 10 match outputs.
- ◆ Programmable windowed WatchDog Timer (WDT).
- Analog peripherals:
  - ◆ 10-bit ADC with input multiplexing among five pins.
- Serial interfaces:
  - ◆ UART with fractional baud rate generation, internal FIFO, and RS-485 support.
  - ◆ One SPI controller with SSP features and with FIFO and multi-protocol capabilities (see [Section 7.16](#)).
- Clock generation:
  - ◆ 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
  - ◆ Programmable watchdog oscillator with a frequency range of 9.4 kHz to 2.3 MHz.
  - ◆ PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from an external clock or the internal RC oscillator.
  - ◆ Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, and the Watchdog clock (LPC1104 only).
- Power control:
  - ◆ Integrated PMU (Power Management Unit) to minimize power consumption during Sleep and Deep-sleep modes.
  - ◆ Power profiles residing in boot ROM allowing to optimize performance and minimize power consumption for any given application through one simple function call.
  - ◆ Two reduced power modes: Sleep and Deep-sleep modes.
  - ◆ Processor wake-up from Deep-sleep mode via a dedicated start logic using up to six of the functional pins.
  - ◆ Power-On Reset (POR).
  - ◆ Brownout detect with up to four separate thresholds for interrupt and forced reset.
- Unique device serial number for identification.
- Single 3.3 V power supply (1.8 V to 3.6 V).
- Available as WLCSP16 package.

### 3. Applications

---

- Mobile devices
- Consumer peripherals
- Lighting
- 8-/16-bit applications
- Portable devices

## 4. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC1102UK	WLCSP16	wafer level chip-size package; 16 bumps; 2.17 × 2.32 × 0.6 mm	-
LPC1104UK	WLCSP16	wafer level chip-size package; 16 bumps; 2.17 × 2.32 × 0.6 mm	-

### 4.1 Ordering options

Table 2. Ordering options

Type number	Flash	Total SRAM	UART RS-485	SPI	ADC channels	Package
LPC1102UK	32 kB	8 kB	1	1	5	WLCSP16
LPC1104UK	32 kB	8 kB	1	1	5	WLCSP16

## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin configuration WLCSP16 package

6.2 Pin description

Table 3. LPC1102/1104 pin description table

Symbol	LPC1102	LPC1104	Start logic input	Type	Reset state <sup>[1]</sup>	Description
RESET/PIO0_0	C1 <sup>[2]</sup>	B2 <sup>[2]</sup>	yes	I	I; PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW -going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
				I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin.
PIO0_1/CLKOUT/ CT32B0_MAT2	-	C1 <sup>[3]</sup>	yes	I/O	I; PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				O	-	<b>CLKOUT</b> — Clockout pin.
				O	-	<b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.
PIO0_6/SCK0	-	A1 <sup>[3]</sup>	yes	I/O	I; PU	<b>PIO0_6</b> — General purpose digital input/output pin.
				I/O	-	<b>SCK0</b> — Serial clock for SPI0.
PIO0_8/MISO/ CT16B0_MAT0	A2 <sup>[3]</sup>	A3 <sup>[3]</sup>	yes	I/O	I; PU	<b>PIO0_8</b> — General purpose digital input/output pin.
				I/O	-	<b>MISO0</b> — Master In Slave Out for SPI.
				O	-	<b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI/ CT16B0_MAT1	A3 <sup>[3]</sup>	A4 <sup>[3]</sup>	yes	I/O	I; PU	<b>PIO0_9</b> — General purpose digital input/output pin.
				I/O	-	<b>MOSI0</b> — Master Out Slave In for SPI.
				O	-	<b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.
SWCLK/ PIO0_10/ SCK0/CT16B0_MAT2	A4 <sup>[3]</sup>	A2 <sup>[3]</sup>	yes	I	I; PU	<b>SWCLK</b> — Serial wire clock.
				I/O	-	<b>PIO0_10</b> — General purpose digital input/output pin.
				I/O	-	<b>SCK0</b> — Serial clock for SPI0.
				O	-	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	B4 <sup>[4]</sup>	B4 <sup>[4]</sup>	yes	-	I; PU	<b>R</b> — Reserved.
				I/O	-	<b>PIO0_11</b> — General purpose digital input/output pin.
				I	-	<b>AD0</b> — A/D converter, input 0.
				I	-	<b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.
R/PIO1_0/ AD1/CT32B1_CAP0	B3 <sup>[4]</sup>	B3 <sup>[4]</sup>	yes	-	I; PU	<b>R</b> — Reserved.
				I/O	-	<b>PIO1_0</b> — General purpose digital input/output pin.
				I	-	<b>AD1</b> — A/D converter, input 1.
				I	-	<b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	C4 <sup>[4]</sup>	C4 <sup>[4]</sup>	no	-	I; PU	<b>R</b> — Reserved.
				I/O	-	<b>PIO1_1</b> — General purpose digital input/output pin.
				I	-	<b>AD2</b> — A/D converter, input 2.
				O	-	<b>CT32B1_MAT0</b> — Match output 0 for 32-bit timer 1.

- Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.
- Selectable time period from  $(T_{cy(WDCLK)} \times 256 \times 4)$  to  $(T_{cy(WDCLK)} \times 2^{24} \times 4)$  in multiples of  $T_{cy(WDCLK)} \times 4$ .
- The Watchdog Clock (WDCLK) source can be selected from the IRC or the dedicated watchdog oscillator (WDO). This gives a wide range of potential timing choices of watchdog operation under different power conditions.

## 7.14 Clocking and power control

### 7.14.1 Crystal oscillators

The LPC1102/1104 include two independent oscillators. These are the Internal RC oscillator (IRC) and the Watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application.

Following reset, the LPC1102/1104 operate from the Internal RC oscillator until switched by software. This allows systems to operate without any external crystal and the bootloader code to operate at a known frequency.

See [Figure 4](#) for an overview of the LPC1102/1104 clock generation.




Fig 4. LPC1102/1104 clock generation block diagram

**7.14.1.1 Internal RC oscillator**

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Upon power-up or any chip reset, the LPC1102/1104 use the IRC as the clock source. Software may later switch to one of the other available clock sources.

**7.14.1.2 Watchdog oscillator**

The watchdog oscillator can be used as a clock source that directly drives the CPU or the watchdog timer. The watchdog oscillator nominal frequency is programmable between 9.4 kHz to 2.3 MHz. The frequency spread over processing and temperature is ±40 %.

**7.14.2 System PLL**

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

#### 7.14.5.3 Deep-sleep mode

In Deep-sleep mode, the chip is in Sleep mode, and in addition all analog blocks are shut down except for the watchdog oscillator and the BOD circuit, which can be configured to remain running in Deep-sleep mode to allow a reset initiated by a timer or BOD event. Deep-sleep mode allows for additional power savings.

Six of the GPIO pins (see [Table 3](#)) serve as external wake-up pins to a dedicated start logic to wake up the chip from Deep-sleep mode.

The clock source should be switched to IRC before entering Deep-sleep mode unless the watchdog oscillator remains running in Deep-sleep mode. The IRC can be switched on and off glitch-free and provides a clean clock signal after start-up.

### 7.15 System control

#### 7.15.1 Start logic

The start logic connects external pins to corresponding interrupts in the NVIC. Each pin shown in [Table 3](#) as input to the start logic has an individual interrupt in the NVIC interrupt vector table. The start logic pins can serve as external interrupt pins when the chip is running. In addition, an input signal on the start logic pins can wake up the chip from Deep-sleep mode when all clocks are shut down.

The start logic must be configured in the system configuration block and in the NVIC before being used.

#### 7.15.2 Reset

Reset has four sources on the LPC1102/1104: the  $\overline{\text{RESET}}$  pin, the Watchdog reset, Power-On Reset (POR), and the BrownOut Detection (BOD) circuit. In addition, there is an ARM software reset. The  $\overline{\text{RESET}}$  pin is a Schmitt trigger input pin. Assertion of chip reset by any source, once the operating voltage attains a usable level, starts the IRC and initializes the flash controller.

A LOW-going pulse as short as 50 ns resets the part.

When the internal Reset is removed, the processor begins executing at address 0, which is initially the Reset vector mapped from the boot block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

#### 7.15.3 Brownout detection

The LPC1102/1104 include up to four levels for monitoring the voltage on the  $V_{DD}$  pin. If this voltage falls below one of the three selected levels, the BOD asserts an interrupt signal to the NVIC. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading a dedicated status register. Four additional threshold levels can be selected to cause a forced reset of the chip.



#### 7.15.4 Code security (Code Read Protection - CRP)

This feature of the LPC1102/1104 allow user to enable different levels of security in the system so that access to the on-chip flash and use of the Serial Wire Debugger (SWD) can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

There are three levels of Code Read Protection:

1. CRP1 disables access to the chip via the SWD and allows partial flash update (excluding flash sector 0). This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.
2. CRP2 disables access to the chip via the SWD and only allows full flash erase and update.
3. Running an application with level CRP3 selected fully disables any access to the chip via the SWD pins.

**Remark:** The LPC1102 does not provide an ISP entry pin to be monitored at reset. For all three CRP levels, the user's application code must provide a flash update mechanism which reinvokes ISP by defining a user-selected PION pin for ISP entry.

#### CAUTION



If Code Read Protection of any level (CRP1, CRP2 or CRP3) is selected, no future factory testing can be performed on the device.

#### 7.15.5 APB interface

The APB peripherals are located on one APB bus.

#### 7.15.6 AHBLite

The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main static RAM, and the Boot ROM.


#### 7.15.7 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs. In addition, start logic inputs serve as external interrupts (see [Section 7.15.1](#)).

### 7.16 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four breakpoints and two watchpoints is supported.



**Remark:** Care must be taken when using the SPI because the SPI clock SCK and the serial wire debug clock SWCLK share the same pin on the WLCSP16 package. Once the SPI is enabled, the serial wire debugger is no longer available (LPC1102 only).




002aaf426

- (1) Example of an actual transfer curve.
- (2) The ideal transfer curve.
- (3) Differential linearity error ( $E_D$ ).
- (4) Integral non-linearity ( $E_{L(adj)}$ ).
- (5) Center of a step of the actual transfer curve.


**Fig 5. ADC characteristics**




9.3 CoreMark data



9.4 Electrical pin characteristics





## 10. Dynamic characteristics

### 10.1 Power-up ramp conditions


**Table 8. Power-up characteristics**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ .

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_r$	rise time	at $t = t_1$ : $0 < V_1 \leq 400\text{ mV}$	[1] 0	-	500	ms
$t_{wait}$	wait time		[1][2] 12	-	-	$\mu\text{s}$
$V_1$	input voltage	at $t = t_1$ on pin $V_{DD}$	0	-	400	mV

[1] See Figure 15.

[2] The wait time specifies the time the power supply must be at levels below 400 mV before ramping up.



### 10.2 Flash memory

**Table 9. Flash characteristics**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$N_{endu}$	endurance		[1] 10000	100 000	-	cycles
$t_{ret}$	retention time	powered	10	-	-	years
		unpowered	20	-	-	years
$t_{er}$	erase time	sector or multiple consecutive sectors	95	100	105	ms
$t_{prog}$	programming time		[2] 0.95	1	1.05	ms

[1] Number of program/erase cycles.

[2] Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash in blocks of 256 bytes.

10.4 Internal oscillators

Table 11. Dynamic characteristic: internal oscillators

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ;  $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ .<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ <sup>[2]</sup>	Max	Unit
$f_{osc(RC)}$	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.




Fig 17. Internal RC oscillator frequency versus temperature

Table 12. Dynamic characteristics: Watchdog oscillator

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$f_{osc(int)}$	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 in the WDTOSCCTRL register;	<sup>[2][3]</sup> -	9.4	-	kHz
		DIVSEL = 0x00, FREQSEL = 0xF in the WDTOSCCTRL register	<sup>[2][3]</sup> -	2300	-	kHz

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] The typical frequency spread over processing and temperature (T<sub>amb</sub> = -40 °C to +85 °C) is ±40 %.

[3] See user manual UM10429.




Fig 19. SPI slave timing in SPI mode



## 11. Application information


### 11.1 ADC usage notes

The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in [Table 6](#):

- The ADC input trace must be short and as close as possible to the LPC1102/1104 chip.
- The ADC input traces must be shielded from fast switching digital signals and noisy power supply lines.
- Because the ADC and the digital core share the same power supply, the power supply line must be adequately filtered.
- To improve the ADC performance in a very noisy environment, put the device in Sleep mode during the ADC conversion.

### 11.2 XTAL input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with  $C_i = 100$  pF. To limit the input voltage to the specified range, choose an additional capacitor to ground  $C_g$  which attenuates the input voltage by a factor  $C_i/(C_i + C_g)$ . In slave mode, a minimum of 200 mV (RMS) is needed.



In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF ([Figure 20](#)), with an amplitude between 200 mV (RMS) and 1000 mV (RMS). This corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V.


### 11.3 Standard I/O pad configuration

[Figure 21](#) shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Analog input

### 11.5 ADC effective input impedance

A simplified diagram of the ADC input channels can be used to determine the effective input impedance seen from an external voltage source. See [Figure 23](#).



**Fig 23. ADC input channel**

The effective input impedance,  $R_{in}$ , seen by the external voltage source,  $V_{EXT}$ , is the parallel impedance of  $((1/f_s \times C_{ia}) + R_{mux} + R_{sw})$  and  $(1/f_s \times C_{io})$ , and can be calculated using [Equation 1](#) with

- $f_s$  = sampling frequency
- $C_{ia}$  = ADC analog input capacitance
- $R_{mux}$  = analog mux resistance
- $R_{sw}$  = switch resistance
- $C_{io}$  = pin capacitance

$$R_{in} = \left( \frac{1}{f_s \times C_{ia}} + R_{mux} + R_{sw} \right) \parallel \left( \frac{1}{f_s \times C_{io}} \right) \tag{1}$$

Under nominal operating condition  $V_{DD} = 3.3\text{ V}$  and with the maximum sampling frequency  $f_s = 400\text{ kHz}$ , the parameters assume the following values:

- $C_{ia} = 1\text{ pF (max)}$
- $R_{mux} = 2\text{ k}\Omega\text{ (max)}$
- $R_{sw} = 1.3\text{ k}\Omega\text{ (max)}$
- $C_{io} = 7.1\text{ pF (max)}$

The effective input impedance with these parameters is  $R_{in} = 308\text{ k}\Omega$ .

## 14. Revision history

Table 16. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC1102_1104 v.7	20130926	Product data sheet	-	LPC1102_1104 v.6
Modifications:		<ul style="list-style-type: none"> <li>Parameter <math>V_I</math> updated in Table 4 and Table 5. Condition <math>V_{DD} = 0</math> added.</li> <li>Section 11.5 “ADC effective input impedance” added.</li> <li>Removed <math>t_{clk(H)}</math> and <math>t_{clk(L)}</math> from Figure 18 “SPI master timing in SPI mode” and Figure 19 “SPI slave timing in SPI mode”; spec not characterized.</li> </ul>		
LPC1102_1104 v.6	20121231	Product data sheet	-	LPC1102_1104 v.5
Modifications:		<ul style="list-style-type: none"> <li>Added Section 9.3 “CoreMark data”.</li> <li>Conditions for power consumption in Deep-sleep mode updated in Table 5, Table note 8 and Section 9.2.</li> <li>Table 4 “Limiting values” expanded for clarity.</li> <li>BOD reset level 0 added in Table 7.</li> </ul>		
LPC1102_1104 v.5	20120727	Product data sheet	-	LPC1102 v.4
Modifications:		<ul style="list-style-type: none"> <li>Added LPC1104UK.</li> <li>Removed footnote “The peak current is limited to 25 times the corresponding maximum current.” from Table 4.</li> <li>For parameters <math>I_{OL}</math>, <math>V_{OL}</math>, <math>I_{OH}</math>, <math>V_{OH}</math>, changed conditions to <math>1.8\text{ V} \leq V_{DD} &lt; 2.5\text{ V}</math> and <math>2.5\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math> in Table 5).</li> <li>WDOSc frequency range corrected.</li> <li>BOD level 0 removed in Table 7.</li> </ul>		
LPC1102 v.4	20110624	Product data sheet	-	LPC1102 v.3
Modifications:		<ul style="list-style-type: none"> <li>ADC sampling frequency corrected in Table 6 (Table note 7).</li> <li>Parameter <math>T_{cy(clk)}</math> corrected on Table 14.</li> <li>Windowed WDT features added (Section 7.13).</li> <li>Programmable open-drain mode added to GPIO pins (Section 7.7).</li> <li>Pull-up level specified in Table 3, Table note 1 and Section 7.7.</li> <li>Condition for parameter <math>T_{stg}</math> in Table 4 updated.</li> <li>Table note 4 of Table 4 updated.</li> </ul>		
LPC1102 v.3	20110418	Product data sheet	-	LPC1102 v.2
Modifications:		<ul style="list-style-type: none"> <li>Changed data sheet status to Product.</li> <li>Power consumption data added (see Figure 6 to Figure 9).</li> <li>Section 10.1 “Power-up ramp conditions” added.</li> <li>Reset pad description updated (5 V tolerant) in Table 3.</li> <li>IRC frequency data added (see Figure 16 “Internal RC oscillator frequency versus temperature”).</li> <li>Clock output removed from feature list.</li> </ul>		
LPC1102 v.2	20101126	Preliminary data sheet	-	LPC1102 v.1
Modifications:		<ul style="list-style-type: none"> <li>Changed data sheet status to Preliminary.</li> </ul>		
LPC1102 v.1	20101116	Objective data sheet	-	-

## 15. Legal information

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

17. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	7.15.4	Code security (Code Read Protection - CRP)	17
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>1</b>	7.15.5	APB interface . . . . .	17
<b>3</b>	<b>Applications</b> . . . . .	<b>2</b>	7.15.6	AHBLite . . . . .	17
<b>4</b>	<b>Ordering information</b> . . . . .	<b>3</b>	7.15.7	External interrupt inputs . . . . .	17
4.1	Ordering options . . . . .	3	7.16	Emulation and debugging . . . . .	17
<b>5</b>	<b>Block diagram</b> . . . . .	<b>4</b>	<b>8</b>	<b>Limiting values</b> . . . . .	<b>18</b>
<b>6</b>	<b>Pinning information</b> . . . . .	<b>5</b>	<b>9</b>	<b>Static characteristics</b> . . . . .	<b>19</b>
6.1	Pinning . . . . .	5	9.1	BOD static characteristics . . . . .	23
6.2	Pin description . . . . .	6	9.2	Power consumption . . . . .	23
<b>7</b>	<b>Functional description</b> . . . . .	<b>8</b>	9.3	CoreMark data . . . . .	26
7.1	ARM Cortex-M0 processor . . . . .	8	9.4	Electrical pin characteristics . . . . .	26
7.2	On-chip flash program memory . . . . .	8	<b>10</b>	<b>Dynamic characteristics</b> . . . . .	<b>29</b>
7.3	On-chip SRAM . . . . .	8	10.1	Power-up ramp conditions . . . . .	29
7.4	Memory map . . . . .	8	10.2	Flash memory . . . . .	29
7.5	Nested Vectored Interrupt Controller (NVIC) . . . . .	9	10.3	External clock . . . . .	30
7.5.1	Features . . . . .	9	10.4	Internal oscillators . . . . .	31
7.5.2	Interrupt sources . . . . .	10	10.5	I/O pins . . . . .	32
7.6	IOCONFIG block . . . . .	10	10.6	SPI interfaces . . . . .	32
7.7	Fast general purpose parallel I/O . . . . .	10	<b>11</b>	<b>Application information</b> . . . . .	<b>35</b>
7.7.1	Features . . . . .	10	11.1	ADC usage notes . . . . .	35
7.8	UART . . . . .	10	11.2	XTAL input . . . . .	35
7.8.1	Features . . . . .	11	11.3	Standard I/O pad configuration . . . . .	35
7.9	SPI serial I/O controller . . . . .	11	11.4	Reset pad configuration . . . . .	36
7.9.1	Features . . . . .	11	11.5	ADC effective input impedance . . . . .	37
7.10	10-bit ADC . . . . .	11	<b>12</b>	<b>Package outline</b> . . . . .	<b>38</b>
7.10.1	Features . . . . .	11	<b>13</b>	<b>Abbreviations</b> . . . . .	<b>39</b>
7.11	General purpose external event counter/timers . . . . .	12	<b>14</b>	<b>Revision history</b> . . . . .	<b>40</b>
7.11.1	Features . . . . .	12	<b>15</b>	<b>Legal information</b> . . . . .	<b>41</b>
7.12	System tick timer . . . . .	12	15.1	Data sheet status . . . . .	41
7.13	Windowed WatchDog Timer . . . . .	12	15.2	Definitions . . . . .	41
7.13.1	Features . . . . .	12	15.3	Disclaimers . . . . .	41
7.14	Clocking and power control . . . . .	13	15.4	Trademarks . . . . .	42
7.14.1	Crystal oscillators . . . . .	13	<b>16</b>	<b>Contact information</b> . . . . .	<b>42</b>
7.14.1.1	Internal RC oscillator . . . . .	14	<b>17</b>	<b>Contents</b> . . . . .	<b>43</b>
7.14.1.2	Watchdog oscillator . . . . .	14			
7.14.2	System PLL . . . . .	14			
7.14.3	Clock output (LPC1104 only) . . . . .	15			
7.14.4	Wake-up process . . . . .	15			
7.14.5	Power control . . . . .	15			
7.14.5.1	Power profiles . . . . .	15			
7.14.5.2	Sleep mode . . . . .	15			
7.14.5.3	Deep-sleep mode . . . . .	16			
7.15	System control . . . . .	16			
7.15.1	Start logic . . . . .	16			
7.15.2	Reset . . . . .	16			
7.15.3	Brownout detection . . . . .	16			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.