

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90387spmt-g-392sn-ye1
Supplier Device Package	48-LQFP (7x7)
Package / Case	48-LQFP
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 105°C (TA)
Oscillator Type	External
Data Converters	A/D 8x8/10b
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
RAM Size	2K x 8
EEPROM Size	
Program Memory Type	Mask ROM
Program Memory Size	64KB (64K x 8)
Number of I/O	36
Peripherals	POR, WDT
Connectivity	CANbus, SCI, UART/USART
Speed	16MHz
Core Size	16-Bit
Core Processor	F <sup>2</sup> MC-16LX
Product Status	Obsolete
Details	

# DTP/External Interrupt: 4 channels, CAN wakeup: 1channel

■ Module for activation of expanded intelligent I/O service (El²OS), and generation of external interrupt.

#### **Delay Interrupt Generator Module**

■ Generates interrupt request for task switching.

#### 8/10-bit A/D Converter: 8 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 6.125 µs (at 16 MHz machine clock, including sampling time)

# **Program Patch Function**

■ Address matching detection for 2 address pointers.

Document Number: 002-07765 Rev. \*A Page 2 of 81

# 5. Pin Description

Pin No.	Pin Name	Circuit Type	Function	
1	AVcc	_	Vcc power input pin for A/D converter.	
2	AVR	_	Power (Vref+) input pin for A/D converter. Use as input for Vcc or lower.	
3 to 10	P50 to P57	Е	General-purpose input/output ports.	
	AN0 to AN7		Functions as analog input pins for A/D converter. Valid when analog input setting is "enabled."	
11	P37	D	General-purpose input/output port.	
	ADTG		Function as an external trigger input pin for A/D converter. Use the pin by setting as input port.	
12	P20	D	General-purpose input/output port.	
	TIN0		Function as an event input pin for reload timer 0. Use the pin by setting as input port.	
13	P21	D	General-purpose input/output port.	
	ТОТ0		Function as an event output pin for reload timer 0. Valid only when output setting is "enabled."	
14	P22	D	General-purpose input/output port.	
	TIN1		Function as an event input pin for reload timer 1. Use the pin by setting as input port.	
15	P23	D	General-purpose input/output port.	
	TOT1		Function as an event output pin for reload timer 1. Valid only when output setting is "enabled."	
16 to 19	P24 to P27	D	General-purpose input/output ports.	
	INT4 to INT7		Functions as external interrupt input pins. Use the pins by setting as input port.	
20	MD2	F	Input pin for specifying operation mode. Connect directly to Vss.	
21	MD1	С	Input pin for specifying operation mode. Connect directly to Vcc.	
22	MD0	С	Input pin for specifying operation mode. Connect directly to Vcc.	
23	RST	В	External reset input pin.	
24	Vcc	_	Power source (5 V) input pin.	
25	Vss	_	Power source (0 V) input pin.	
26	С	_	Capacitor pin for stabilizing power source. Connect a ceramic capacitor of approximately 0.1 $\mu\text{F}.$	
27	X0	Α	Pin for high-rate oscillation.	
28	X1	Α	Pin for high-rate oscillation.	
29 to 32	P10 to P13	D	General-purpose input/output ports.	
	IN0 to IN3		Functions as trigger input pins of input capture ch.0 to ch.3. Use the pins by setting as input ports.	
33 to 36	P14 to P17	G	General-purpose input/output ports. High-current output ports.	
	PPG0 to PPG3		Functions as output pins of PPG timers 01 and 23. Valid when output setting is "enabled."	
37	P40	D	General-purpose input/output port.	
	SIN1		Serial data input pin for UART. Use the pin by setting as input port.	
38	P41	D	General-purpose input/output port.	
	SCK1		Serial clock input pin for UART. Valid only when serial clock input/output setting on UART is "enabled."	

Document Number: 002-07765 Rev. \*A Page 7 of 81

# 6. I/O Circuit Type

Туре	Circuit	Remarks
A	X1 X1A X0 X0A  Standby control signal	<ul> <li>High-rate oscillation feedback resistor, approx.1 MΩ</li> <li>Low-rate oscillation feedback resistor, approx.10 MΩ</li> </ul>
В	R R Hysteresis input	<ul> <li>■ Hysteresis input with pull-up resistor.</li> <li>■ Pull-up resistor, approx.50 kΩ</li> </ul>
С	R	■ Hysteresis input
D	P-ch Digital output  N-ch Digital output  N-ch Digital output  N-ch Digital output  N-ch Digital output  Standby control	<ul> <li>■ CMOS hysteresis input</li> <li>■ CMOS level output</li> <li>■ Standby control provided</li> </ul>
E	P-ch Digital output  N-ch Digital output  N-ch Digital output  N-ch Digital output  Standby control  Analog input	■ CMOS hysteresis input ■ CMOS level output ■ Shared for analog input pin ■ Standby control provided

Туре	Circuit	Remarks
F	R	<ul> <li>Hysteresis input with pull-down resistor</li> <li>Pull-down resistor, approx. 50 kΩ</li> <li>Flash product is not provided with pull-down resistor.</li> </ul>
	R	Tedition.
G	P-ch High-current output  High-current output  N-ch  N-ch  Vss  CMOS  hysteresis input  Standby control	<ul> <li>■ CMOS hysteresis input</li> <li>■ CMOS level output (high-current output)</li> <li>■ Standby control provided</li> </ul>

# 7. Handling Devices

# Do Not Exceed Maximum Rating (preventing "latch up")


- On a CMOS IC, latch-up may occur when applying a voltage higher than Vcc or a voltage lower than Vss to input or output pin, which has no middle or high withstand voltage. Latch-up may also occur when a voltage exceeding maximum rating is applied across Vcc pin and Vss pin.
- Latch-up causes drastic increase of power current, which may lead to destruction of elements by heat. Extreme caution must be taken not to exceed maximum rating.
- When turning on and off analog power source, take extra care not to apply an analog power voltages (AVcc and AVR) and analog input voltage that are higher than digital power voltage (Vcc).

#### **Handling Unused Pins**

Leaving unused input pins open may cause permanent destruction by malfunction or latch-up. Apply pull-up or pull-down process to the unused pins using resistors of 2 kΩ or higher. Leave unused input/output pins open under output status, or process as input pins if they are under input status.

#### **Using External Clock**

■ When using an external clock, drive only X0 pin and leave X1 pin open. An example of using an external clock is shown below.



Document Number: 002-07765 Rev. \*A

# **Notes When Using No Sub Clock**

■ If an oscillator is not connected to X0A and X1A pin, apply pull-down resistor to X0A pin and leave X1A pin open.

### **About Power Supply Pins**

- If two or more Vcc and Vss pins exist, the pins that should be at the same potential are connected to each other inside the device. For reducing unwanted emissions and preventing malfunction of strobe signals caused by increase of ground level, however, be sure to connect the Vcc and Vss pins to the power source and the ground externally.
- Pay attention to connect a power supply to Vcc and Vss of MB90385 series device in a lowest-possible impedance.
- Near pins of MB90385 series device, connecting a bypass capacitor is recommended at 0.1 μF across Vcc pin and Vss pin.

# **Crystal Oscillator Circuit**

- Noises around X0 and X1 pins cause malfunctions on a MB90385 series device. Design a print circuit so that X0 and X1 pins, an crystal oscillator (or a ceramic oscillator), and bypass capacitor to the ground become as close as possible to each other. Furthermore, avoid wires to X0 and X1 pins crossing each other as much as possible.
- Print circuit designing that surrounds X0 and X1 pins with grounding wires, which ensures stable operation, is strongly recommended.

## Caution on Operations during PLL Clock Mode

■ If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

### Sequence of Turning on Power of A/D Converter and Applying Analog Input

- Be sure to turn on digital power (Vcc) before applying signals to the A/D converter and applying analog input signals (AN0 to AN7 pins).
- Be sure to turn off the power of A/D converter and analog input before turning off the digital power source.
- Be sure not to apply AVR exceeding AVcc when turning on and off. (No problems occur if analog and digital power is turned on and off simultaneously.)

## Handling Pins When A/D Converter is Not Used

■ If the A/D converter is not used, connect the pins under the following conditions: "AVcc=AVR=Vcc," and "AVss=Vss"

#### Note on Turning on Power

■ For preventing malfunctions on built-in step-down circuit, maintain a minimum of 50 μs of voltage rising time (between 0.2 V and 2.7V) when turning on the power.

## Stabilization of Supply Voltage

■ A sudden change in the supply voltage may cause the device to malfunction even within the specified Vcc supply voltage operating range. Therefore, the Vcc supply voltage should be stabilized.

For reference, the supply voltage should be controlled so that  $V_{cc}$  ripple variations (peak-to-peak values) at commercial frequencies (50 Hz / 60 Hz) fall below 10% of the standard  $V_{cc}$  supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

Document Number: 002-07765 Rev. \*A Page 11 of 81

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value			
000038н		(Reserve	ed area) *					
to 00003Fн								
000040н	PPGC0	PPG0 operation mode control register	R/W, W	8/16-bit PPG timer 0/	0Х000ХХ1в			
000041н	PPGC1	PPG1 operation mode control register	R/W, W	71	0Х00001в			
000042н	PPG01	PPG0/1 count clock selection register	R/W		000000XXB			
000043н		(Reserve	ed area) *	·				
000044н	PPGC2	PPG2 operation mode control register	R/W, W	8/16-bit PPG timer 2/	0Х000ХХ1в			
000045н	PPGC3	PPG3 operation mode control register	R/W, W	]3	0Х000001в			
000046н	PPG23	PPG2/3 count clock selection register	R/W	]	000000XXв			
00047нto 00004Fн		(Reserve	ed area) *					
000050н	IPCP0	Input capture data register 0	R	16-bit input/output	XXXXXXXX			
000051н				timer	XXXXXXXXB			
000052н	IPCP1	Input capture data register 1	R		XXXXXXXXB			
000053н					XXXXXXXXB			
000054н	ICS01	Input capture control status register	R/W		0000000в			
000055н	ICS23				0000000В			
000056н	TCDT	Timer counter data register	R/W		0000000В			
000057н					0000000В			
000058н	TCCS	Timer counter control status register	R/W		0000000В			
000059н		(Reserved area) *						
00005Ан	IPCP2	Input capture data register 2	R	16-bit input/output timer	XXXXXXXXB			
00005Вн					XXXXXXXX			
00005Сн	IPCP3	Input capture data register 3	R		XXXXXXXX			
00005Dн					XXXXXXXXB			
0005Eнtо 000065н		(Reserve	ed area) *					
000066н	TMCSR0	Timer control status register	R/W	16-bit reload timer 0	0000000в			
000067н			R/W	]	XXXX0000 <sub>B</sub>			
000068н	TMCSR1		R/W	16-bit reload timer 1	0000000в			
000069н			R/W		XXXX0000 <sub>B</sub>			
0006Анtо 00006Ен		(Reserve	ed area) *	<u>'</u>				
00006Fн	ROMM	ROM mirroring function selection register	W	ROM mirroring function selection module	XXXXXXX1 <sub>B</sub>			
000070н		(Reserve	ed area) *					
to 00007Fн								
н080000	BVALR	Message buffer enabling register	R/W	CAN controller	0000000В			
000081н		(Reserve	ed area) *					
000082н	TREQR	Send request register	R/W	CAN controller	0000000В			

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
003910н	PRLL0	PPG0 reload register L	R/W	8/16-bit PPG timer	XXXXXXXXB
003911н	PRLH0	PPG0 reload register H	R/W		XXXXXXXXB
003912н	PRLL1	PPG1 reload register L	R/W		XXXXXXXXB
003913н	PRLH1	PPG1 reload register H	R/W		XXXXXXXXB
003914н	PRLL2	PPG2 reload register L	R/W		XXXXXXXXB
003915н	PRLH2	PPG2 reload register H	R/W		XXXXXXXXB
003916н	PRLL3	PPG3 reload register L	R/W		XXXXXXXXB
003917н	PRLH3	PPG3 reload register H	R/W		XXXXXXXXB
003918н to 00392Fн			(Reserved area) *		
003930н to 003BFFн			(Reserved area) *		
003С00н to 003С0Fн		RAM	(General-purpose R	AM)	
003С10н to 003С13н	IDR0	ID register 0	R/W	CAN controller	XXXXXXXB to XXXXXXXXB
003С14н to 003С17н	IDR1	ID register 1	R/W		XXXXXXXB to XXXXXXXXB
003С18н to 003С1Вн	IDR2	ID register 2	R/W		XXXXXXXB to XXXXXXXXB
003С1Сн to 003С1Fн	IDR3	ID register 3	R/W		XXXXXXXB to XXXXXXXXB
003С20н to 003С23н	IDR4	ID register 4	R/W		XXXXXXXB to XXXXXXXXB
003С24н to 003С27н	IDR5	ID register 5	R/W		XXXXXXXB to XXXXXXXXB
003С28н to 003С2Вн	IDR6	ID register 6	R/W		XXXXXXXB to XXXXXXXXB
003С2Сн to 003С2Fн	IDR7	ID register 7	R/W		XXXXXXXB to XXXXXXXXB
003С30н, 003С31н	DLCR0	DLC register 0	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003С32н, 003С33н	DLCR1	DLC register 1	R/W		XXXXXXXB, XXXXXXXXB
003С34н, 003С35н	DLCR2	DLC register 2	R/W		XXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003С36н, 003С37н	DLCR3	DLC register 3	R/W		XXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>

# 11. Interrupt Sources, Interrupt Vectors, And Interrupt Control Registers

Intermed Course	El²OS	I	nterrup	t Vector	Interrupt Control Register		Priority*3
Interrupt Source	Readiness	Nur	Number Address		ICR	Address	
Reset	×	#08	08н	FFFFDCH	-	-	High
INT 9 instruction	×	#09	09н	FFFFD8 <sub>H</sub>	-	_	<b>↑</b>
Exceptional treatment	×	#10	0Ан	FFFFD4 <sub>H</sub>	-	_	
CAN controller reception completed (RX)	,	#11	0Вн	FFFFD0 <sub>H</sub>	ICR00	0000В0н*1	
CAN controller transmission completed (TX) / Node status transition (NS)	,	#12	0Сн	FFFFCC <sub>H</sub>			
Reserved	×	#13	0Дн	FFFFC8 <sub>H</sub>	ICR01	0000В1н	
Reserved	×	#14	0Ен	FFFFC4 <sub>H</sub>			
CAN wakeup	Δ	#15	0Fн	FFFFC0 <sub>H</sub>	ICR02	0000В2н*1	
Time-base timer	×	#16	10н	FFFFBCH	-		
16-bit reload timer 0	Δ	#17	11н	FFFFB8 <sub>H</sub>	ICR03	0000ВЗн*1	
8/10-bit A/D converter	Δ	#18	12н	FFFFB4 <sub>H</sub>			
16-bit free-run timer overflow	Δ	#19	13н	FFFFB0 <sub>H</sub>	ICR04	0000В4н*1	
Reserved	×	#20	14н	FFFFACH			
Reserved	×	#21	15н	FFFFA8 <sub>H</sub>	ICR05	0000В5н*1	
PPG timer ch0, ch1 underflow	,	#22	16н	FFFFA4 <sub>H</sub>			
Input capture 0-input	Δ	#23	17н	FFFFA0 <sub>H</sub>	ICR06	0000В6н*1	
External interrupt (INT4/INT5)	Δ	#24	18н	FFFF9C <sub>H</sub>			
Input capture 1-input	Δ	#25	19н	FFFF98 <sub>H</sub>	ICR07	0000В7н*2	
PPG timer ch2, ch3 underflow	,	#26	1Ан	FFFF94 <sub>H</sub>			
External interrupt (INT6/INT7)	Δ	#27	1Вн	FFFF90 <sub>H</sub>	ICR08	0000В8н*1	
Watch timer	Δ	#28	1Сн	FFFF8C <sub>H</sub>			
Reserved	×	#29	1Dн	FFFF88 <sub>H</sub>	ICR09	0000В9н*1	
Input capture 2-input Input capture 3-input	,	#30	1Ен	FFFF84 <sub>H</sub>			
Reserved	×	#31	1Fн	FFFF80 <sub>H</sub>	ICR10	0000ВАн*1	1
Reserved	×	#32	20н	FFFF7C <sub>H</sub>			
Reserved	×	#33	21н	FFFF78 <sub>H</sub>	ICR11	0000BB <sub>H</sub> *1	
Reserved	×	#34	22н	FFFF74 <sub>H</sub>			
Reserved	×	#35	23н	FFFF70 <sub>H</sub>	ICR12	0000ВСн*1	→
16-bit reload timer 1	0	#36	24н	FFFF6C <sub>H</sub>			Low

Document Number: 002-07765 Rev. \*A Page 21 of 81

# 12.2 Time-Base Timer

The time-base time is an 18-bit free-run counter (time-base timer counter) that counts up in synchronization with the main clock (dividing main oscillation clock by 2).

- Four choices of interval time are selectable, and generation of interrupt request is allowed for each interval time.
- Provides operation clock signal to oscillation stabilizing wait timer and peripheral functions.

#### **Interval Timer Function**

- When the counter of time-base timer reaches an interval time specified by interval time selection bit (TBTC:TBC1, TBC0), an overflow (carrying-over) occurs (TBTC: TBOF=1) and interrupt request is generated.
- If an interrupt by overflow is permitted (TBTC: TBIE=1), an interrupt is generated when overflow occurs (TBTC: TBOF=1).
- The following four interval time settings are selectable:

#### **Interval Time of Time-base Timer**

Count Clock	Interval Time
2/HCLK (0.5 μs)	212/HCLK (Approx. 1.0 ms)
	2 <sup>14</sup> /HCLK (Approx. 4.1 ms)
	216/HCLK (Approx. 16.4 ms)
	2 <sup>19</sup> /HCLK (Approx. 131.1 ms)

HCLK: Oscillation clock

Values in parentheses "()" are those under operation of 4-MHz oscillation clock.

Document Number: 002-07765 Rev. \*A Page 28 of 81

# 12.3 Watchdog Timer

The watchdog timer is a 2-bit counter that uses time-base timer or watch timer as count clock. If the counter is not cleared within an interval time, CPU is reset.

# **Watchdog Timer Functions**

- The watchdog timer is a timer counter that prevents runaway of a program. Once a watchdog timer is activated, the counter of watchdog timer must always be cleared within a specified time of interval. If specified interval time elapses without clearing the counter of a watchdog timer, CPU resetting occurs. This is the function of a watchdog timer.
- The interval time of a watchdog timer is determined by a clock cycle, which is input as a count clock. Watchdog resetting occurs between a minimum time and a maximum time specified.
- The output target of a clock source is specified by the watchdog clock selection bit (WTC: WDCS) in the watch timer control register.
- Interval time of a watchdog timer is specified by the time-base timer output selection bit / watch timer output selection bit (WDTC: WT1, WT0) in the watchdog timer control register.

#### **Interval Timer of Watchdog Timer**


Min	Max	Clock Cycle	Min	Max	Clock Cycle
Approx. 3.58 ms	Approx. 4.61 ms	(2 <sup>14</sup> ±2 <sup>11</sup> ) /HCLK	Approx. 0.457 s	Approx. 0.576 s	(2 <sup>12</sup> ±2 <sup>9</sup> ) /SCLK
Approx. 14.33 ms	Approx. 18.3 ms	(2 <sup>16</sup> ±2 <sup>13</sup> ) /HCLK	Approx. 3.584 s	Approx. 4.608 s	(2 <sup>15</sup> ±2 <sup>12</sup> ) /SCLK
Approx. 57.23 ms	Approx. 73.73 ms	(2 <sup>18</sup> ±2 <sup>15</sup> ) /HCLK	Approx. 7.168 s	Approx. 9.216 s	(2 <sup>16</sup> ±2 <sup>13</sup> ) /SCLK
Approx. 458.75 ms	Approx. 589.82 ms	(2 <sup>21</sup> ±2 <sup>18</sup> ) /HCLK	Approx. 14.336 s	Approx. 18.432 s	(2 <sup>17</sup> ±2 <sup>14</sup> ) /SCLK


HCLK: Oscillation clock (4 MHz), CSCLK: Sub clock (8.192 kHz)

# Notes:

- If the time-base timer is cleared when watchdog timer count clock is used as time base timer output (carry-over signal), watchdog reset time may become longer.
- When using the sub clock as machine clock, be sure to specify watchdog timer clock source selection bit (WDCS) in watch timer control register (WTC) at "0," selecting output of watch timer.

Document Number: 002-07765 Rev. \*A Page 30 of 81





# 12.6 Watch Timer Outline

The watch timer is a 15-bit free-run counter that increments in synchronization with sub clock.

- Interval time is selectable among 7 choices, and generation of interrupt request is allowed for each interval.
- Provides operation clock to the subclock oscillation stabilizing wait timer and watchdog timer.
- Always uses subclock as a count clock regardless of settings of clock selection register (CKSCR).

#### **Interval Timer Function**

- In the watch timer, a bit corresponding to the interval time overflows (carry-over) when an interval time, which is specified by interval time selection bit, is reached. Then overflow flag bit is set (WTC: WTOF=1).
- If an interrupt by overflow is permitted (WTC: WTIE=1), an interrupt request is generated upon setting an overflow flag bit.
- Interval time of watch timer is selectable among the following seven choices:

### **Interval Time of Watch Timer**


Sub Clock Cycle	Interval Time
1/SCLK (122 μs)	28/SCLK (31.25 ms)
	2º/SCLK (62.5 ms)
	210/SCLK (125 ms)
	211/SCLK (250 ms)
	212/SCLK (500 ms)
	213/SCLK (1.0 s)
	2 <sup>14</sup> /SCLK (2.0 s)

SCLK: Sub clock frequency

Values in parentheses "()" are calculation when operating with 8.192 kHz clock.

Document Number: 002-07765 Rev. \*A Page 37 of 81





Actual interrupt request number of watch timer is as follows:

Interrupt request number: #28 (1CH)

### **Watch Timer Counter**

A 15-bit up counter that uses sub clock (SCLK) as a count clock.

#### **Counter Clear Circuit**

A circuit that clears the watch timer counter.

# 12.7 8/16-bit PPG Timer Outline

The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0 and PPG1) that allows outputting pulses of arbitrary cycle and duty cycle. Combination of the two channels allows selection among the following operations:

- 8-bit PPG output 2-channel independent operation mode
- 16-bit PPG output operation mode
- 8-bit and 8-bit PPG output operation mode

MB90385 series device has two 8/16-bit built-in PPG timers. This section describes functions of PPG0/1. PPG2/3 have the same functions as those of PPG0/1.

## **Functions of 8/16-bit PPG Timer**

The 8/16-bit PPG timer is composed of four 8-bit reload register (PRLH0/PRLL0, PRLH1/PRLL1) and two PPG down counters (PCNT0, PCNT1).

- Widths of "H" and "L" in output pulse are specifiable independently. Cycle and duty factor of output pulse is specifiable arbitrarily.
- Count clock is selectable among 6 internal clocks.
- The timer is usable as an interval timer, by generating interrupt requests for each interval.
- The time is usable as a D/A converter, with an external circuit.

Document Number: 002-07765 Rev. \*A Page 39 of 81

# 12.9 DTP/External Interrupt and CAN Wakeup Outline

DTP/external interrupt transfers an interrupt request generated by an external peripheral device or a data transmission request to CPU, generating external interrupt request and activating expanded intelligent I/O service. Input RX of CAN controller is used as external interrupt input.

#### **DTP/External Interrupt and CAN Wakeup Function**

An interrupt request input from external peripheral device to external input pins (INT7 to INT4) and RX pin, just as interrupt request of peripheral device, generates an interrupt request. The interrupt request generates an external interrupt and activates expanded intelligent I/O service (EI<sup>2</sup>OS).

If the expanded intelligent I/O service (El<sup>2</sup>OS) has been disabled by interrupt control register (ICR: ISE=0), external interrupt function is enabled and branches to interrupt processing.

If the El<sup>2</sup>OS has been enabled, (ICR: ISE=1), DTP function is enabled and automatic data transmission is performed by El<sup>2</sup>OS. After performing specified number of data transmission processes, the process branches to interrupt processing.

Table 12-2. DTP/External Interrupt and CAN Wakeup Outline

	External Interrupt	DTP Function				
Input pin	5 pins (RX, and INT4 to INT7)	5 pins (RX, and INT4 to INT7)				
Interrupt cause	Specify for each pin with detection level setting	register (ELVR).				
	Input of "H" level/"L" level/rising edge/falling edge.	Input of "H" level/ "L" level				
Interrupt number	#15 (0Fн), #24 (18н), #27 (1Вн)	#15 (0F <sub>H</sub> ), #24 (18 <sub>H</sub> ), #27 (1B <sub>H</sub> )				
Interrupt control	Enabling or disabling output of interrupt request, using DTP/external interrupt permission register (ENIR).					
Interrupt flag	Retaining interrupt cause with DTP/external interrupt cause register (EIRR).					
Process selection	Disable El <sup>2</sup> OS (ICR: ISE=0)	Enable El <sup>2</sup> OS (ICR: ISE=1)				
Process	Branch to external interrupt process	After automatic data transmission by El <sup>2</sup> OS for specified number of times, branch to interrupt process.				

Document Number: 002-07765 Rev. \*A Page 43 of 81

#### 12.10 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog input voltage into 8-bit or 10/bit digital value, using the RC-type successive approximation conversion method.

- Input signal is selected among 8 channels of analog input pins.
- Activation trigger is selected among software trigger, internal timer output, and external trigger.

#### Functions of 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog voltage (input voltage) input to analog input pin into an 8-bit or 10-bit digital value (A/D conversion).

The 8/10-bit A/D converter has the following functions:

- A/D conversion takes a minimum of 6.12 µs\* for 1 channel, including sampling time. (A/D conversion)
- Sampling of one channel takes a minimum of 2.0 µs\*.
- RC-type successive approximation conversion method, with sample & hold circuit is used for conversion.
- Resolution of either 8 bits or 10 bits is specifiable.
- A maximum of 8 channels of analog input pins are allowed for use.
- Generation of interrupt request is allowed, by storing A/D conversion result in A/D data register.
- Activation of El²OS is allowed upon occurrence of an interrupt request. With use of El²OS, data loss is avoided even if A/D conversion is performed successively.
- An activation trigger is selectable among software trigger, internal timer output, and external trigger (fall edge).
- : When operating with 16 MHz machine clock

#### 8/10-bit A/D Converter Conversion Mode


Conversion Mode	Description
Singular conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function stops.
Sequential conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function resumes from the start channel.
Pausing conversion mode	The A/D conversion is performed by pausing at each channel. Upon completion of A/D conversion on an end channel, A/D conversion and pause functions resume from the start channel.

Document Number: 002-07765 Rev. \*A Page 45 of 81


# 12.14 ROM Mirror Function Selection Module Outline

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

# **ROM Mirror Function Selection Module Block Diagram**



# FF Bank Access by ROM Mirror Function



# **Sector Configuration of 512 Kbit Flash Memory**

Flash memory	CPU address	Writer address*
	FF0000H	70000н
SA0 (32 Kbytes)		
	FF7FFFH	77FFFн
	FF8000H	78000н
SA1 (8 Kbytes)		
	FF9FFFH	79FFFн
	FFA000H	7А000н
SA2 (8 Kbytes)		
	FFBFFFH	7BFFFн
	FFC000H	7С000н
SA3 (16 Kbytes)		
	FFFFFFH	7FFFFH

<sup>\*: &</sup>quot;Writer address" is an address equivalent to CPU address, which is used when data is written on Flash memory, using parallel writer. When writing/deleting data with general-purpose writer, the writer address is used for writing and deleting.

Document Number: 002-07765 Rev. \*A Page 54 of 81

# • PLL operation guarantee range Relation between internal operation clock frequency and power supply voltage Operation guarantee range of MB90F387/S and MB90387/S 5.5 Power voltage Vcc (V) A/D converter accuracy guarantee range 4.0 3.5 PLL operation guarantee range 3.0 8 12 1.5 3 4 16 Internal clock fcp (MHz) Relation among external clock frequency and internal clock frequency Multiply Multiply Multiply by 4 by 3 by 2 Multiply by 1 16 nternal clock for (MHz) 12 x1/29 8 (no multiplication) 3 8 16 External clock fc (MHz)\* \*: fc is 8 MHz at maximum when crystal or ceramic resonator circuit is used.