

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90387spmt-gs-117

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5. Pin Description

Pin No.	Pin Name	Circuit Type	Function
1	AVcc	-	Vcc power input pin for A/D converter.
2	AVR	-	Power (Vref+) input pin for A/D converter. Use as input for Vcc or lower.
3 to 10	P50 to P57	E	General-purpose input/output ports.
	AN0 to AN7		Functions as analog input pins for A/D converter. Valid when analog input setting is "enabled."
11	P37	D	General-purpose input/output port.
	ADTG		Function as an external trigger input pin for A/D converter. Use the pin by setting as input port.
12	P20	D	General-purpose input/output port.
	TIN0		Function as an event input pin for reload timer 0. Use the pin by setting as input port.
13	P21	D	General-purpose input/output port.
	TOT0		Function as an event output pin for reload timer 0. Valid only when output setting is "enabled."
14	P22	D	General-purpose input/output port.
	TIN1		Function as an event input pin for reload timer 1. Use the pin by setting as input port.
15	P23	D	General-purpose input/output port.
	TOT1		Function as an event output pin for reload timer 1. Valid only when output setting is "enabled."
16 to 19	P24 to P27	D	General-purpose input/output ports.
	INT4 to INT7		Functions as external interrupt input pins. Use the pins by setting as input port.
20	MD2	F	Input pin for specifying operation mode. Connect directly to Vss.
21	MD1	С	Input pin for specifying operation mode. Connect directly to Vcc.
22	MD0	С	Input pin for specifying operation mode. Connect directly to Vcc.
23	RST	В	External reset input pin.
24	Vcc	-	Power source (5 V) input pin.
25	Vss	-	Power source (0 V) input pin.
26	С	_	Capacitor pin for stabilizing power source. Connect a ceramic capacitor of approximately 0.1 $\mu\text{F}.$
27	X0	A	Pin for high-rate oscillation.
28	X1	A	Pin for high-rate oscillation.
29 to 32	P10 to P13	D	General-purpose input/output ports.
	IN0 to IN3		Functions as trigger input pins of input capture ch.0 to ch.3. Use the pins by setting as input ports.
33 to 36	P14 to P17	G	General-purpose input/output ports. High-current output ports.
	PPG0 to PPG3		Functions as output pins of PPG timers 01 and 23. Valid when output setting is "enabled."
37	P40	D	General-purpose input/output port.
	SIN1		Serial data input pin for UART. Use the pin by setting as input port.
38	P41	D	General-purpose input/output port.
	SCK1		Serial clock input pin for UART. Valid only when serial clock input/output setting on UART is "enabled."

Pin No.	Pin Name	Circuit Type	Function				
39	P42	D	General-purpose input/output port.				
	SOT1		Serial data input pin for UART. Valid only when serial data input/output setting on UART is "enabled."				
40	P43	D	General-purpose input/output port.				
	ТХ		Transmission output pin for CAN. Valid only when output setting is "enabled."				
41	P44	D	Seneral-purpose input/output port.				
	RX		Transmission output pin for CAN. Valid only when output setting is "enabled."				
42 to 45	P30 to P33	D	General-purpose input/output ports.				
46	X0A*	А	Pin for low-rate oscillation.				
	P35*		General-purpose input/output port.				
47	X1A*	А	Pin for low-rate oscillation.				
	P36*		General-purpose input/output port.				
48	AVss	-	Vss power source input pin for A/D converter.				

*: MB90387, MB90F387: X1A, X0A MB90387S, MB90F387S: P36, P35

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
0000В0н	ICR00	Interrupt control register 00	R/W	Interrupt controller	00000111в
0000B1н	ICR01	Interrupt control register 01			00000111в
0000В2н	ICR02	Interrupt control register 02			00000111в
0000ВЗн	ICR03	Interrupt control register 03			00000111в
0000В4н	ICR04	Interrupt control register 04			00000111в
0000В5н	ICR05	Interrupt control register 05			00000111в
0000В6н	ICR06	Interrupt control register 06			00000111в
0000В7н	ICR07	Interrupt control register 07			00000111в
0000В8н	ICR08	Interrupt control register 08			00000111в
0000В9н	ICR09	Interrupt control register 09			00000111в
0000ВАн	ICR10	Interrupt control register 10			00000111в
0000ВВн	ICR11	Interrupt control register 11			00000111в
0000ВСн	ICR12	Interrupt control register 12			00000111в
0000BDн	ICR13	Interrupt control register 13		000001	
0000ВЕн	ICR14	Interrupt control register 14			00000111в
0000BFн	ICR15	Interrupt control register 15			00000111в
0000C0н to 0000FFн		(Reserv	ed area) *		
001FF0н	PADR0	Detection address setting register 0 (low-order)	R/W	Address matching detection function	XXXXXXXXB
001FF1н		Detection address setting register 0 (middle-order)			XXXXXXXXB
001FF2н		Detection address setting register 0 (high-order)			XXXXXXXXB
001FF3н	PADR1	Detection address setting register 1 (low-order)	R/W		XXXXXXXXB
001FF4н		Detection address setting register 1 (middle-order)			XXXXXXXXB
001FF5н		Detection address setting register 1 (high-order)			XXXXXXXXB
003900н	TMR0/	16-bit timer register 0/16-bit reload	R,W	16-bit reload timer 0	XXXXXXXXB
003901н	TMRLR0	register			XXXXXXXXB
003902н	TMR1/	16-bit timer register 1/16-bit reload	R,W	16-bit reload timer 1	XXXXXXXXB
003903н	TMRLR1	register			XXXXXXXXB
003904н to 00390Fн		(Reserv	ed area) *		

Port 5 Pins Block Diagram



Port 5 Registers

- Port 5 registers include port 5 data register (PDR5), port 5 direction register (DDR5), and analog input permission register (ADER).
- Analog input permission register (ADER) allows or disallows input of analog signal to the analog input pin.
- The bits configuring the register correspond to port 5 pins on a one-to-one basis.

Relation between Port 5 Registers and Pins

Port Name		Bits of Register and Corresponding Pins									
Port 5	PDR5, DDR5	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
	ADER	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0		
	Corresponding pins	P57	P56	P55	P54	P53	P52	P51	P50		

Time-base Timer Block Diagram



Actual interrupt request number of time-base timer is as follows: Interrupt request number: #16 (10_H)

Input Capture Block Diagram



16-bit Reload Timer Block Diagram



12.7 8/16-bit PPG Timer Outline

The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0 and PPG1) that allows outputting pulses of arbitrary cycle and duty cycle. Combination of the two channels allows selection among the following operations:

- 8-bit PPG output 2-channel independent operation mode
- 16-bit PPG output operation mode
- 8-bit and 8-bit PPG output operation mode

MB90385 series device has two 8/16-bit built-in PPG timers. This section describes functions of PPG0/1. PPG2/3 have the same functions as those of PPG0/1.

Functions of 8/16-bit PPG Timer

The 8/16-bit PPG timer is composed of four 8-bit reload register (PRLH0/PRLL0, PRLH1/PRLL1) and two PPG down counters (PCNT0, PCNT1).

- Widths of "H" and "L" in output pulse are specifiable independently. Cycle and duty factor of output pulse is specifiable arbitrarily.
- Count clock is selectable among 6 internal clocks.
- The timer is usable as an interval timer, by generating interrupt requests for each interval.
- The time is usable as a D/A converter, with an external circuit.

8/16-bit PPG Timer 0 Block Diagram



12.8 Delay Interrupt Generation Module Outline

The delay interrupt generation module is a module that generates interrupts for switching tasks. Generation of a hardware interrupt request is performed by software.

Delay Interrupt Generation Module Outline

Using the delay interrupt generation module, hardware interrupt request is generated and released by software.

Table 12-1. Delay Interrupt Generation Module Outline

	Function and Control
Cause of interrupt	Set "1" in R0 bit of delay interrupt request generation/release register (DIRR: R0=1), generating an interrupt request. Set "0" in R0 bit of delay interrupt request generation/release register (DIRR: R0=0), releasing an interrupt request.
Interrupt number	#42 (2Ан)
Interrupt control	No setting of permission register is provided.
Interrupt flag	Retained in DIRR: R0 bit
El ² OS	Not ready for expanded intelligent I/O service.

Delay Interrupt Generation Module Block Diagram

Interrupt Request Latch

A latch that retains settings on delay interrupt request generation/release register (generation or release of delay interrupt request).

Delay Interrupt Request Generation/Release Register (DIRR)

Generates or releases delay interrupt request.

Interrupt Number

An interrupt number used in delay interrupt generation module is as follows: Interrupt number: $#42 (2A_{H})$

DTP/External Interrupt/CAN Wakeup Block Diagram

12.11 UART Outline

UART is a general-purpose serial data communication interface for synchronous and asynchronous communication using external devices.

- Provided with bi-directional communication function for both clock-synchronous and clock-asynchronous modes.
- Provided with master/slave communication function (multi-processor mode). (Only master side is available.)
- Interrupt request is generated upon completion of reception, completion of transmission and detection of reception error.
- Ready for expanded intelligent service, El²OS.

Table 12-3. UART Functions

	Description
Data buffer	Full-duplex double buffer
Transmission mode	Clock synchronous (No start/stop bit, no parity bit) Clock asynchronous (start-stop synchronous)
Baud rate	Built-in special-purpose baud-rate generator. Setting is selectable among 8 values. Input of external values is allowed. Use of clock from external timer (16-bit reload timer 0) is allowed.
Data length	7 bits (only asynchronous normal mode) 8 bits
Signaling system	Non Return to Zero (NRZ) system
Reception error detection	Framing error Overrun error Parity error (not detectable in operation mode 1 (multi-processor mode))
Interrupt request	Receive interrupt (reception completed, reception error detected) Transmission interrupt (transmission completed) Ready for expanded intelligent I/O service (EI ² OS) in both transmission and reception
Master/slave communication function (asynchronous, multi-processor mode)	Communication between 1 (master) and n (slaves) are available (usable as master only).

Note: Start/stop bit is not added upon clock-synchronous transmission. Data only is transmitted.

Table 12-4. UART Operation Modes

Operation Mode		Data L	ength	Synchronization	Stop Bit Longth
		With Parity	Without Parity	Synchronization	Stop Bit Length
0	Asynchronous mode (normal mode)	7-bit c	or 8-bit	Asynchronous	1- bit or 2-bit *2
1	Multi processor mode	8+1*1	-	Asynchronous	
2	Synchronous mode	8	_	Synchronous	No

-: Disallowed

1: "+1" is an address/data selection bit used for communication control (bit 11 of SCR1 register: A/D).

2: Only 1 bit is detected as a stop bit on data reception.

13.3 DC Characteristics

					, 17 –			
Parameter	Symbol	Pin Name	Conditions		value		Unit	Remarks
"H" level	-			Min	Тур	Max		
"H" level input	Vihs	CMOS hysteresis input pin	—	0.8 Vcc	—	Vcc + 0.3	V	
voltage	Vінм	MD input pin	—	Vcc - 0.3	_	Vcc + 0.3	V	
"L" level input	Vils	CMOS hysteresis input pin	—	Vss - 0.3	_	0.2 Vcc	V	
voltage	VILM	MD input pin	—	Vss - 0.3		Vss + 0.3	V	
"H" level output	Vон1	Pins other than P14 to P17	Vcc = 4.5 V, Іон = -4.0 mA	Vcc - 0.5	—		V	
voltage	Vон2	P14 to P17	Vcc = 4.5 V, Іон = -14.0 mA	Vcc - 0.5	_		V	
"L" level output	Vol1	Pins other than P14 to P17	Vcc = 4.5 V, IoL = 4.0 mA	—	—	0.4	V	
voltage	Vol2	P14 to P17	Vcc = 4.5 V, IoL = 20.0 mA	—	—	0.4	V	
Input leak current	lı∟	All input pins		-5	—	+5	μA	
Power supply current*	lcc	Vcc	Vcc = 5.0 V, Internally operating at 16 MHz, normal operation.	—	25	30	mA	
			Vcc = 5.0 V, Internally operating at 16 MHz, writing on Flash memory.	—	45	50	mA	MB90F387/S
			Vcc = 5.0 V, Internally operating at 16 MHz, deleting on Flash memory.		45	50	mA	MB90F387/S
	lccs	-	Vcc = 5.0 V, Internally operating at 16 MHz, sleeping.	—	8	12	mA	
	Істѕ		Vcc = 5.0 V, Internally operating at	—	0.75	1.0	mA	MB90F387/S
			2 MHz, transition from main clock mode, in time-base timer mode.		0.2	0.35		MB90387/S

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

Parameter Symbol Pin Name		Bin Nomo	Conditiono		Value	Unit	Pomorko	
Farameter	Symbol	Fill Nallie	Conditions	Min	Тур	Max	Unit	Remarks
Power supply current*	Icc∟	Vcc	Vcc = 5.0 V, Internally operating at 8 kHz, subclock operation	_	0.3	1.2	mA	MB90F387/S
ourroint			$T_A = +25^{\circ}C$	_	40	100	μΑ	MB90387/S
	ICCLS		$V_{CC} = 5.0 V$, Internally operating at 8 kHz, subclock, sleep mode, $T_{A} = + 25^{\circ}C$	_	10	30	μA	
	Ісст		Vcc = 5.0 V, Internally operating at 8 kHz, watch mode, $T_A = + 25^{\circ}C$	—	8	25	μA	
	Іссн		Stopping, T _A =+ 25°C	—	5	20	μΑ	
Input capacity	CIN	Other than AVcc, AVss, AVR, C, Vcc, Vss	-	_	5	15	pF	
Pull-up resistor	Rup	RST	_	25	50	100	kΩ	
Pull-down resistor	RDOWN	MD2	-	25	50	100	kΩ	Flash product is not provided with pull-down resistor.

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 \circ C to +105 \circ C)$

*: Test conditions of power supply current are based on a device using external clock.

13.4.4 UART Timing

Parameter	Symbol	Din Nama	Rin Nama Conditions		Value		Pomarke
Farameter	Symbol		Conditions	Min	Max	Unit	Nema K5
Serial clock cycle time	tscyc	SCK1	Internal shift clock	4 tcp *	_	ns	
SCK $\downarrow \rightarrow$ SOT delay time	t slov	SCK1, SOT1	= 80 pF+1TTL.	-80	+80	ns	
Valid SIN \rightarrow SCK \uparrow	tıvsн	SCK1, SIN1		100	_	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	tshix	SCK1, SIN1		60	_	ns	
Serial clock "H" pulse width	t s∺s∟	SCK1	External shift clock	2 tcp*	_	ns	
Serial clock "L" pulse width	t slsh	SCK1	mode output pin is: CL = 80 pF+1TTL	2 tcp*	_	ns	
SCK $\downarrow \rightarrow$ SOT delay time	t slov	SCK1, SOT1	••• F. · · · · _ .	-	150	ns	
Valid SIN \rightarrow SCK \uparrow	tıvsн	SCK1, SIN1		60	_	ns	
$SCK \uparrow \to valid \ SIN \ hold \ time$	tsнıx	SCK1, SIN1		60	_	ns	

(Vcc = 4.5 V to 5.5 V, Vss = 0.0 V, T_A = -40 °C to +105 °C)

*: Refer to Clock Timing ratings for $t_{\mbox{\tiny CP}}$ (internal operation clock cycle time).

Notes:

■ AC Characteristics in CLK synchronous mode.

 \blacksquare C_L is a load capacitance value on pins for testing.

13.4.5 Timer Input Timing

 $(V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin Namo	Conditions Value		Value		Pomarks
rarameter	Symbol	Finite	Conditions	Min	Max	Onit	IVEIIIdi KS
Input pulse width	tтіwн	TIN0, TIN1	-	4 tcp *	-	ns	
	t⊤iwL	IN0 to IN3					

*: Refer to Clock Timing ratings for tcp (internal operation clock cycle time).

(Continued)

16. Package Dimension

17. Major Changes

Spansion Publication Number: DS07-13717-5E

Page	Section	Change Results
4	■ PRODUCT LINEUP	Changed the number of channel of 8/16 bit PPG timer. or one 16-bit channel \rightarrow or two 16-bit channels
13	■ BLOCK DIAGRAM	Changed the direction of arrow of TIN0, TIN1 signals of 16-bit reload timer. right arrow (output) \rightarrow left arrow (input)
67	 ELECTRIC CHARACTERISTICS 4. AC Characteristics (4) UART timing 	Changed the value of Serial clock. Serial clock "H" pulse width: 4tcp→2tcp Serial clock "L" pulse width: 4tcp→2tcp

NOTE: Please see "Document History" about later revised information.