Cypress Semiconductor Corp - MB90387SPMT-GS-119 Datasheet

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90387spmt-gs-119

Email: info@E-XFL.COM

10. I/O Map

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
000000н		(Reserve	ed area) *	1	•
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXB
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXXB
000006н to 000010н		(Reserve	ed area) *		
000011н	DDR1	Port 1 direction data register	R/W	Port 1	0000000В
000012н	DDR2	Port 2 direction data register	R/W	Port 2	0000000в
000013н	DDR3	Port 3 direction data register	R/W	Port 3	000Х0000в
000014н	DDR4	Port 4 direction data register	R/W	Port 4	ХХХ00000в
000015н	DDR5	Port 5 direction data register	R/W	Port 5	0000000В
000016н to 00001Ан		(Reserve	ed area) *		
00001Вн	ADER	Analog input permission register	R/W	8/10-bit A/D converter	11111111в
00001Снtо 000025н		(Reserve	ed area) *		
000026н	SMR1	Serial mode register 1	R/W	UART1	0000000В
000027н	SCR1	Serial control register 1	R/W, W		00000100в
000028н	SIDR1/ SODR1	Serial input data register 1/ Serial output data register 1	R, W		XXXXXXXXB
000029н	SSR1	Serial status data register 1	R, R/W		00001000в
00002Ан		(Reserve	ed area) *	•	
00002Вн	CDCR1	Communication prescaler control register 1	R/W	UART1	0ХХХ0000в
00002Cнtо 00002Fн		(Reserve	ed area) *		
000030н	ENIR	DTP/External interrupt permission register	R/W	DTP/External interrupt	0000000В
000031н	EIRR	DTP/External interrupt permission register	R/W		XXXXXXXXB
000032н	ELVR	Detection level setting register	R/W		0000000в
000033н			R/W		0000000в
000034н	ADCS	A/D control status register	R/W	8/10-bit A/D	0000000в
000035н			R/W, W	converter	0000000в
000036н	ADCR	A/D data register	W, R		XXXXXXXX
000037н			R		00101XXX _в

Document Number: 002-07765 Rev. *A Page 14 of 81

11. Interrupt Sources, Interrupt Vectors, And Interrupt Control Registers

Intermed Course	El²OS	I	nterrup	t Vector	Interrupt C	ontrol Register	Dui - ui4. **3
Interrupt Source	Readiness	adiness Number		Address	ICR	Address	Priority*3
Reset	×	#08	08н	FFFFDCH	-	-	High
INT 9 instruction	×	#09	09н	FFFFD8 _H	-	_	↑
Exceptional treatment	×	#10	0Ан	FFFFD4 _H	-	_	
CAN controller reception completed (RX)	,	#11	0Вн	FFFFD0 _H	ICR00	0000В0н*1	
CAN controller transmission completed (TX) / Node status transition (NS)	,	#12	0Сн	FFFFCC _H			
Reserved	×	#13	0Дн	FFFFC8 _H	ICR01	0000В1н	
Reserved	×	#14	0Ен	FFFFC4 _H			
CAN wakeup	Δ	#15	0Fн	FFFFC0 _H	ICR02	0000В2н*1	
Time-base timer	×	#16	10н	FFFFBCH	-		
16-bit reload timer 0	Δ	#17	11н	FFFFB8 _H	ICR03	0000ВЗн*1	
8/10-bit A/D converter	Δ	#18	12н	FFFFB4 _H			
16-bit free-run timer overflow	Δ	#19	13н	FFFFB0 _H	ICR04	0000В4н*1	
Reserved	×	#20	14н	FFFFACH	•		
Reserved	×	#21	15н	FFFFA8 _H	ICR05	0000В5н*1	
PPG timer ch0, ch1 underflow	,	#22	16н	FFFFA4 _H			
Input capture 0-input	Δ	#23	17н	FFFFA0 _H	ICR06	0000В6н*1	
External interrupt (INT4/INT5)	Δ	#24	18н	FFFF9C _H			
Input capture 1-input	Δ	#25	19н	FFFF98 _H	ICR07	0000В7н*2	
PPG timer ch2, ch3 underflow	,	#26	1Ан	FFFF94 _H			
External interrupt (INT6/INT7)	Δ	#27	1Вн	FFFF90 _H	ICR08	0000В8н*1	
Watch timer	Δ	#28	1Сн	FFFF8C _H			
Reserved	×	#29	1Dн	FFFF88 _H	ICR09	0000В9н*1	
Input capture 2-input Input capture 3-input	,	#30	1Ен	FFFF84 _H			
Reserved	×	#31	1Fн	FFFF80 _H	ICR10	0000ВАн*1	1
Reserved	×	#32	20н	FFFF7C _H			
Reserved	×	#33	21н	FFFF78 _H	ICR11	0000BB _H *1	
Reserved	×	#34	22н	FFFF74 _H			
Reserved	×	#35	23н	FFFF70 _H	ICR12	0000ВСн*1	→
16-bit reload timer 1	0	#36	24н	FFFF6C _H			Low

Document Number: 002-07765 Rev. *A Page 21 of 81

Interrupt Source	El ² OS	Interrupt Vector			Interrupt C	Priority*3	
interrupt Source	Readiness	Number		Address	ICR	Address	Filolity
UART1 reception completed	0	#37	25н	FFFF68 _H	ICR13	0000BDн*1	High
UART1 transmission completed	Δ	#38	26н	FFFF64 _H			↑
Reserved	×	#39	27н	FFFF60 _H	ICR14	0000BEн*1	
Reserved	×	#40	28н	FFFF5CH			
Flash memory	×	#41	29н	FFFF58 _H	ICR15	0000BFн*1	\downarrow
Delay interrupt generation module	×	#42	2Ан	FFFF54 _H			Low

- O: Available
- × : Unavailable
- : Available El²OS function is provided.

 Δ : Available when a cause of interrupt sharing a same ICR is not used.

- *1
 - □ Peripheral functions sharing an ICR register have the same interrupt level.
 - □ If peripheral functions share an ICR register, only one function is available when using expanded intelligent I/O service.
 - ☐ If peripheral functions share an ICR register, a function using expanded intelligent I/O service does not allow interrupt by another function.
- *2: Input capture 1 corresponds to El²OS, however, PPG does not. When using El²OS by input capture 1, interrupt should be disabled for PPG.
- *3:Priority when two or more interrupts of a same level occur simultaneously.

12. Peripheral Resources

12.1 I/O Ports

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). The MB60385 series model is provided with 5 ports (34 inputs). The ports function as input/output pins for peripheral functions also.

I/O Port Functions

An I/O port, using port data resister (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following summarizes functions of the ports and sharing peripheral functions:

- Port 1: General-purpose input/output port, used also for PPG timer output and input capture inputs.
- Port 2: General-purpose input/output port, used also for reload timer input/output and external interrupt input.
- Port 3: General-purpose input/output port, used also for A/D converter activation trigger pin.
- Port 4: General-purpose input/output port, used also for UART input/output and CAN controller send/receive pin.
- Port 5: General-purpose input/output port, used also analog input pin.

12.3 Watchdog Timer

The watchdog timer is a 2-bit counter that uses time-base timer or watch timer as count clock. If the counter is not cleared within an interval time, CPU is reset.

Watchdog Timer Functions

- The watchdog timer is a timer counter that prevents runaway of a program. Once a watchdog timer is activated, the counter of watchdog timer must always be cleared within a specified time of interval. If specified interval time elapses without clearing the counter of a watchdog timer, CPU resetting occurs. This is the function of a watchdog timer.
- The interval time of a watchdog timer is determined by a clock cycle, which is input as a count clock. Watchdog resetting occurs between a minimum time and a maximum time specified.
- The output target of a clock source is specified by the watchdog clock selection bit (WTC: WDCS) in the watch timer control register.
- Interval time of a watchdog timer is specified by the time-base timer output selection bit / watch timer output selection bit (WDTC: WT1, WT0) in the watchdog timer control register.

Interval Timer of Watchdog Timer

Min	Max	Clock Cycle	Min	Max	Clock Cycle
Approx. 3.58 ms	Approx. 4.61 ms	(2 ¹⁴ ±2 ¹¹) /HCLK	Approx. 0.457 s	Approx. 0.576 s	(2 ¹² ±2 ⁹) /SCLK
Approx. 14.33 ms	Approx. 18.3 ms	(2 ¹⁶ ±2 ¹³) /HCLK	Approx. 3.584 s	Approx. 4.608 s	(2 ¹⁵ ±2 ¹²) /SCLK
Approx. 57.23 ms	Approx. 73.73 ms	(2 ¹⁸ ±2 ¹⁵) /HCLK	Approx. 7.168 s	Approx. 9.216 s	(2 ¹⁶ ±2 ¹³) /SCLK
Approx. 458.75 ms	Approx. 589.82 ms	(2 ²¹ ±2 ¹⁸) /HCLK	Approx. 14.336 s	Approx. 18.432 s	(2 ¹⁷ ±2 ¹⁴) /SCLK


HCLK: Oscillation clock (4 MHz), CSCLK: Sub clock (8.192 kHz)


Notes:

- If the time-base timer is cleared when watchdog timer count clock is used as time base timer output (carry-over signal), watchdog reset time may become longer.
- When using the sub clock as machine clock, be sure to specify watchdog timer clock source selection bit (WDCS) in watch timer control register (WTC) at "0," selecting output of watch timer.

Document Number: 002-07765 Rev. *A Page 30 of 81

Watchdog Timer Block Diagram





12.7 8/16-bit PPG Timer Outline

The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0 and PPG1) that allows outputting pulses of arbitrary cycle and duty cycle. Combination of the two channels allows selection among the following operations:

- 8-bit PPG output 2-channel independent operation mode
- 16-bit PPG output operation mode
- 8-bit and 8-bit PPG output operation mode

MB90385 series device has two 8/16-bit built-in PPG timers. This section describes functions of PPG0/1. PPG2/3 have the same functions as those of PPG0/1.


Functions of 8/16-bit PPG Timer

The 8/16-bit PPG timer is composed of four 8-bit reload register (PRLH0/PRLL0, PRLH1/PRLL1) and two PPG down counters (PCNT0, PCNT1).


- Widths of "H" and "L" in output pulse are specifiable independently. Cycle and duty factor of output pulse is specifiable arbitrarily.
- Count clock is selectable among 6 internal clocks.
- The timer is usable as an interval timer, by generating interrupt requests for each interval.
- The time is usable as a D/A converter, with an external circuit.


Document Number: 002-07765 Rev. *A Page 39 of 81

8/16-bit PPG Timer 0 Block Diagram



UART Block Diagram






12.13 Address Matching Detection Function Outline

The address matching detection function checks if an address of an instruction to be processed next to a currently-processed instruction is identical with an address specified in the detection address register. If the addresses match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction, and process branches to the interrupt process program. Using INT9 interrupt, this function is available for correcting program by batch processing.

Address Matching Detection Function Outline

- An address of an instruction to be processed next to a currently-processed instruction of the program is always retained in an address latch via internal data bus. By the address matching detection function, the address value retained in the address latch is always compared with an address specified in detection address setting register. If the compared address values match with each other, an instruction to be processed next by CPU is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
- Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with interrupt permission bit. Generation of interrupt, which is caused by address matching between the address retained in address latch and the address specified in address setting register, is permitted and prohibited on a register-by-register basis.

Address Matching Detection Function Block Diagram



- Address latch
 - Retains address value output to internal data bus.
- Address detection control register (PACSR)

 Specifies if interrupt is permitted or prohibited when addresses match with each other.
- Detection address setting (PADR0, PADR1)

 Specifies addresses to be compared with values in address latch.

12.15 512 Kbit Flash Memory Outline

The following three methods are provided for data writing and deleting on Flash memory:

- 1. Parallel writer
- 2. Serial special-purpose writer
- 3. Writing/deleting by program execution

This section describes "3. Writing/deleting by program execution."

512 Kbit Flash Memory Outline

The 512 Kbit Flash memory is allocated on FF_H bank of CPU memory map. Using the function of Flash memory interface circuit, the memory allows read access and program access from CPU.

Writing/deleting on Flash memory is performed by instruction from CPU via Flash memory interface. Because rewriting is allowed on mounted memory, modifying program and data is performed efficiently.

Features of 512 Kbit Flash Memory

- 128 K words x 8 bits/64 K words x 16 bits (16 K + 8 K + 8 K + 32 K) sector configuration
- Automatic program algorithm (Embedded Algorithm: Similar to MBM29LV200.)
- Built-in deletion pause/deletion resume function
- Detection of completed writing/deleting by data polling and toggle bits.
- Detection of completed writing/deleting by CPU interrupt.
- Deletion is allowed on a sector-by-sector basis (sectors are combined freely).
- Number of writing/deleting operations (minimum): 10,000 times
- Sector protection
- Expanded sector protection
- Temporaly sector unprotection

Note: A function of reading manufacture code and device code is not provided. These codes are not accessible by command either.

Flash Memory Writing/Deleting

- Writing and reading data is not allowed simultaneously on the Flash memory.
- Data writing and deleting on the Flash memory is performed by the processes as follows: Make a copy of program on Flash memory onto RAM. Then, execute the program copied on the RAM.

List of Registers and Reset Values in Flash Memory

Flash memory control status register (FMCS) bit 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0


×: Undefined

Sector Configuration

For access from CPU, SA0 to SA3 are allocated in FF bank register.

Document Number: 002-07765 Rev. *A Page 53 of 81

- Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits:



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


Document Number: 002-07765 Rev. *A Page 56 of 81

13.3 DC Characteristics


(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40 °C to +105 °C)

Doromotor	Cumbal	Pin Name	Conditions		Value	Unit	Remarks	
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level input	Vihs	CMOS hysteresis input pin	_	0.8 Vcc	_	Vcc + 0.3	V	
voltage	Vінм	MD input pin	_	Vcc - 0.3	_	Vcc + 0.3	V	
"L" level	VILS	CMOS hysteresis input pin	_	Vss - 0.3	_	0.2 Vcc	V	
voltage	VILM	MD input pin	_	Vss - 0.3	_	Vss + 0.3	V	
"H" level output	Vон1	Pins other than P14 to P17	Vcc = 4.5 V, Іон = -4.0 mA	Vcc - 0.5	_	_	٧	
voltage	Voн2	P14 to P17	Vcc = 4.5 V, Іон = -14.0 mA	Vcc - 0.5	_	_	V	
"L" level output	Vol1	Pins other than P14 to P17	Vcc = 4.5 V, lo _L = 4.0 mA	_	_	0.4	V	
voltage	V _{OL2}	P14 to P17	Vcc = 4.5 V, IoL = 20.0 mA	_	_	0.4	V	
Input leak current	lıL	All input pins	Vcc = 5.5 V, Vss < V _I < Vcc	- 5	_	+5	μА	
Power supply current*	Icc	Vcc	Vcc = 5.0 V, Internally operating at 16 MHz, normal operation.	_	25	30	mA	
			Vcc = 5.0 V, Internally operating at 16 MHz, writing on Flash memory.	_	45	50	mA	MB90F387/S
			Vcc = 5.0 V, Internally operating at 16 MHz, deleting on Flash memory.	_	45	50	mA	MB90F387/S
	Iccs		Vcc = 5.0 V, Internally operating at 16 MHz, sleeping.	_	8	12	mA	
	Істѕ		Vcc = 5.0 V, Internally operating at	_	0.75	1.0	mA	MB90F387/S
	_		2 MHz, transition from main clock mode, in time-base timer mode.		0.2	0.35		MB90387/S

Document Number: 002-07765 Rev. *A Page 58 of 81



Rating values of alternating current is defined by the measurement reference voltage values shown below:




13.4.2 Reset Input Timing

Parameter	Symbol	Pin Name	Value	Unit	Remarks	
Parameter Symbol		riii ivaille	Min	Max	Offic	Remarks
Reset input time	t RSTL	RST	16 tcp*3	-	ns	Normal operation
			Oscillation time of oscillator*1 + 100 μs + 16 tcp*3	_		In sub clock*2, sub sleep*2, watch*2 and stop mode
			100	_	μS	In timebase timer

^{*1:} Oscillation time of oscillator is time that the amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.

^{*3:} Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).



^{*2:} Except for MB90F387S and MB90387S.


13.4.3 Power-on Reset


 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Conditions		lue	Unit	Remarks
raiailletei	Syllibol	riii Naiile	Conditions	Min	Max Unit Rem		Remarks
Power supply rise time	t R	Vcc	_	0.05	30	ms	
Power supply shutdown time	toff	Vcc		1	-		Waiting time until power-on



Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, raise the power smoothly by suppressing variation of voltages as shown below. When raising the power, do not use PLL clock. However, if voltage drop is 1V/s or less, use of PLL clock is allowed during operation.






13.4.6 Trigger Input Timing


(Vcc = 4.5 V to 5.5 V, Vss = 0.0 V, $T_A = -40$ °C to +105 °C)

Parameter	Symbol	Symbol Pin Name		Va	lue	Unit	Remarks
Farameter	Symbol	r III Naille	Conditions	Min	Max	Oilit	iveillai ks
Input pulse width	ttrgh ttrgl	INT4 to INT7, ADTG	_	5 tcp*	-	ns	

*: Refer to Clock Timing ratings for tcp (internal operation clock cycle time).



(Continued)



$$Linear\ error\ of\ digital\ output\ N = \frac{V_{NT} - \{1\ LSB \times\ (N-1) + V_{OT}\}}{1\ LSB} [LSB]$$

 $Differential \ linear \ error \ of \ digital \ output \ N = \frac{V \ (_{N \ + \ 1}) \ _{T} - V_{NT}}{1 \ LSB} - 1 LSB \ [LSB]$

$$1 LSB = \frac{V_{FST} - V_{OT}}{1022}[V]$$

Voт: Voltage at which digital output transits from "000н" to "001н." VFST: Voltage at which digital output transits from "3FEH" to "3FFH."

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB** Controllers cypress.com/usb Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall indemnify and hold Cypress harmless from and against all claims,

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07765 Rev. *A Revised February 5, 2018 Page 81 of 81