



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90387splt-gs-138">https://www.e-xfl.com/product-detail/infineon-technologies/mb90387splt-gs-138</a>

## 16-bit Microcontrollers F<sup>2</sup>MC-16LX MB90385 Series

MB90385 series devices are general-purpose high-performance 16-bit micro controllers designed for process control of consumer products, which require high-speed real-time processing. The devices of this series have the built-in full-CAN interface.

The system, inheriting the architecture of F<sup>2</sup>MC family, employs additional instruction ready for high-level languages, expanded addressing mode, enhanced multiply-divide instructions, and enriched bit-processing instructions. Furthermore, employment of 32-bit accumulator achieves processing of long-word data (32 bits).

The peripheral resources of MB90385 series include the following:

8/10-bit A/D converter, UART (SCI), 8/16-bit PPG timer, 16-bit input-output timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

### Features

#### Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 4 times of oscillation clock (for 4-MHz oscillation clock, 4 MHz to 16 MHz).
- Operation by sub-clock (8.192 kHz) is allowed. (MB90387, MB90F387)
- Minimum execution time of instruction: 62.5 ns (when operating with 4-MHz oscillation clock, and 4-time multiplied PLL clock).

#### 16 Mbyte CPU memory Space

- 24-bit internal addressing

#### Instruction System Best Suited to Controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

#### Instruction System Compatible with High-level Language (C language) and Multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

#### Increased Processing Speed

- 4-byte instruction queue

#### Powerful Interrupt Function with 8 Levels and 34 Factors

#### Automatic Data Transfer Function Independent of CPU

- Expanded intelligent I/O service function (EI<sup>2</sup> OS): Maximum of 16 channels

#### Low Power Consumption (standby) Mode

- Sleep mode (a mode that halts CPU operating clock)

- Time-base timer mode (a mode that operates oscillation clock, sub clock, time-base timer and watch timer only)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

#### Process

- CMOS technology

#### I/O Port

- General-purpose input/output port (CMOS output):  
MB90387, MB90F387: 34 ports (including 4 high-current output ports)  
MB90387S, MB90F387S: 36 ports (including 4 high-current output ports)

#### Timer

- Time-base timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit x 4 channels, or 16-bit x 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
  - 16-bit free run timer: 1 channel
  - 16-bit input capture: (ICU): 4 channelsInterrupt request is issued upon latching a count value of 16-bit free run timer by detection of an edge on pin input.

#### CAN Controller: 1 channel

- Compliant with Ver2.0A and Ver2.0B CAN specifications
- 8 built-in message buffers
- Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock)
- CAN wake-up

#### UART (SCI): 1 channel

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

**DTP/External Interrupt: 4 channels, CAN wakeup:  
1 channel**

- Module for activation of expanded intelligent I/O service (EI<sup>2</sup>OS), and generation of external interrupt.

**Delay Interrupt Generator Module**



- Generates interrupt request for task switching.

**8/10-bit A/D Converter: 8 channels**

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 6.125  $\mu$ s (at 16 MHz machine clock, including sampling time)

**Program Patch Function**

- Address matching detection for 2 address pointers.

Type	Circuit	Remarks
F		<ul style="list-style-type: none"> <li>■ Hysteresis input with pull-down resistor</li> <li>■ Pull-down resistor, approx. 50 k<math>\Omega</math></li> <li>■ Flash product is not provided with pull-down resistor.</li> </ul>
G		<ul style="list-style-type: none"> <li>■ CMOS hysteresis input</li> <li>■ CMOS level output (high-current output)</li> <li>■ Standby control provided</li> </ul>

## 7. Handling Devices

### Do Not Exceed Maximum Rating (preventing “latch up”)


- On a CMOS IC, latch-up may occur when applying a voltage higher than Vcc or a voltage lower than Vss to input or output pin, which has no middle or high withstand voltage. Latch-up may also occur when a voltage exceeding maximum rating is applied across Vcc pin and Vss pin.
- Latch-up causes drastic increase of power current, which may lead to destruction of elements by heat. Extreme caution must be taken not to exceed maximum rating.
- When turning on and off analog power source, take extra care not to apply an analog power voltages (AVcc and AVR) and analog input voltage that are higher than digital power voltage (Vcc).

### Handling Unused Pins

- Leaving unused input pins open may cause permanent destruction by malfunction or latch-up. Apply pull-up or pull-down process to the unused pins using resistors of 2 k $\Omega$  or higher. Leave unused input/output pins open under output status, or process as input pins if they are under input status.

### Using External Clock

- When using an external clock, drive only X0 pin and leave X1 pin open. An example of using an external clock is shown below.



Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
000038 <sub>H</sub> to 00003F <sub>H</sub>	(Reserved area) *				
000040 <sub>H</sub>	PPGC0	PPG0 operation mode control register	R/W, W	8/16-bit PPG timer 0/ 1	0X000XX1 <sub>B</sub>
000041 <sub>H</sub>	PPGC1	PPG1 operation mode control register	R/W, W		0X000001 <sub>B</sub>
000042 <sub>H</sub>	PPG01	PPG0/1 count clock selection register	R/W		000000XX <sub>B</sub>
000043 <sub>H</sub>	(Reserved area) *				
000044 <sub>H</sub>	PPGC2	PPG2 operation mode control register	R/W, W	8/16-bit PPG timer 2/ 3	0X000XX1 <sub>B</sub>
000045 <sub>H</sub>	PPGC3	PPG3 operation mode control register	R/W, W		0X000001 <sub>B</sub>
000046 <sub>H</sub>	PPG23	PPG2/3 count clock selection register	R/W		000000XX <sub>B</sub>
000047 <sub>H</sub> to 00004F <sub>H</sub>	(Reserved area) *				
000050 <sub>H</sub>	IPCP0	Input capture data register 0	R	16-bit input/output timer	XXXXXXXX <sub>B</sub>
000051 <sub>H</sub>					XXXXXXXX <sub>B</sub>
000052 <sub>H</sub>	IPCP1	Input capture data register 1	R		XXXXXXXX <sub>B</sub>
000053 <sub>H</sub>					XXXXXXXX <sub>B</sub>
000054 <sub>H</sub>	ICS01	Input capture control status register	R/W		00000000 <sub>B</sub>
000055 <sub>H</sub>	ICS23				00000000 <sub>B</sub>
000056 <sub>H</sub>	TCDT	Timer counter data register	R/W		00000000 <sub>B</sub>
000057 <sub>H</sub>					00000000 <sub>B</sub>
000058 <sub>H</sub>	TCCS	Timer counter control status register	R/W		00000000 <sub>B</sub>
000059 <sub>H</sub>	(Reserved area) *				
00005A <sub>H</sub>	IPCP2	Input capture data register 2	R	16-bit input/output timer	XXXXXXXX <sub>B</sub>
00005B <sub>H</sub>					XXXXXXXX <sub>B</sub>
00005C <sub>H</sub>	IPCP3	Input capture data register 3	R		XXXXXXXX <sub>B</sub>
00005D <sub>H</sub>					XXXXXXXX <sub>B</sub>
00005E <sub>H</sub> to 000065 <sub>H</sub>	(Reserved area) *				
000066 <sub>H</sub>	TMCSR0	Timer control status register	R/W	16-bit reload timer 0	00000000 <sub>B</sub>
000067 <sub>H</sub>			R/W		XXXX0000 <sub>B</sub>
000068 <sub>H</sub>	TMCSR1		R/W	16-bit reload timer 1	00000000 <sub>B</sub>
000069 <sub>H</sub>			R/W		XXXX0000 <sub>B</sub>
00006A <sub>H</sub> to 00006E <sub>H</sub>	(Reserved area) *				
00006F <sub>H</sub>	ROMM	ROM mirroring function selection register	W	ROM mirroring function selection module	XXXXXXXX1 <sub>B</sub>
000070 <sub>H</sub> to 00007F <sub>H</sub>	(Reserved area) *				
000080 <sub>H</sub>	BVALR	Message buffer enabling register	R/W	CAN controller	00000000 <sub>B</sub>
000081 <sub>H</sub>	(Reserved area) *				
000082 <sub>H</sub>	TREQR	Send request register	R/W	CAN controller	00000000 <sub>B</sub>

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
003910 <sub>H</sub>	PRL0	PPG0 reload register L	R/W	8/16-bit PPG timer	XXXXXXXX <sub>B</sub>
003911 <sub>H</sub>	PRLH0	PPG0 reload register H	R/W		XXXXXXXX <sub>B</sub>
003912 <sub>H</sub>	PRL1	PPG1 reload register L	R/W		XXXXXXXX <sub>B</sub>
003913 <sub>H</sub>	PRLH1	PPG1 reload register H	R/W		XXXXXXXX <sub>B</sub>
003914 <sub>H</sub>	PRL2	PPG2 reload register L	R/W		XXXXXXXX <sub>B</sub>
003915 <sub>H</sub>	PRLH2	PPG2 reload register H	R/W		XXXXXXXX <sub>B</sub>
003916 <sub>H</sub>	PRL3	PPG3 reload register L	R/W		XXXXXXXX <sub>B</sub>
003917 <sub>H</sub>	PRLH3	PPG3 reload register H	R/W		XXXXXXXX <sub>B</sub>
003918 <sub>H</sub> to 00392F <sub>H</sub>	(Reserved area) *				
003930 <sub>H</sub> to 003BFF <sub>H</sub>	(Reserved area) *				
003C00 <sub>H</sub> to 003C0F <sub>H</sub>	RAM (General-purpose RAM)				
003C10 <sub>H</sub> to 003C13 <sub>H</sub>	IDR0	ID register 0	R/W	CAN controller	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C14 <sub>H</sub> to 003C17 <sub>H</sub>	IDR1	ID register 1	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C18 <sub>H</sub> to 003C1B <sub>H</sub>	IDR2	ID register 2	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C1C <sub>H</sub> to 003C1F <sub>H</sub>	IDR3	ID register 3	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C20 <sub>H</sub> to 003C23 <sub>H</sub>	IDR4	ID register 4	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C24 <sub>H</sub> to 003C27 <sub>H</sub>	IDR5	ID register 5	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C28 <sub>H</sub> to 003C2B <sub>H</sub>	IDR6	ID register 6	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C2C <sub>H</sub> to 003C2F <sub>H</sub>	IDR7	ID register 7	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C30 <sub>H</sub> , 003C31 <sub>H</sub>	DLCR0	DLC register 0	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C32 <sub>H</sub> , 003C33 <sub>H</sub>	DLCR1	DLC register 1	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C34 <sub>H</sub> , 003C35 <sub>H</sub>	DLCR2	DLC register 2	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C36 <sub>H</sub> , 003C37 <sub>H</sub>	DLCR3	DLC register 3	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>

Interrupt Source	EI <sup>2</sup> OS Readiness	Interrupt Vector		Interrupt Control Register		Priority* <sup>3</sup>
		Number	Address	ICR	Address	
UART1 reception completed	⊙	#37	25 <sub>H</sub>	FFFF68 <sub>H</sub>	ICR13	High ↑
UART1 transmission completed	Δ	#38	26 <sub>H</sub>	FFFF64 <sub>H</sub>		
Reserved	×	#39	27 <sub>H</sub>	FFFF60 <sub>H</sub>	ICR14	
Reserved	×	#40	28 <sub>H</sub>	FFFF5C <sub>H</sub>		
Flash memory	×	#41	29 <sub>H</sub>	FFFF58 <sub>H</sub>	ICR15	↓ Low
Delay interrupt generation module	×	#42	2A <sub>H</sub>	FFFF54 <sub>H</sub>		

○ : Available

× : Unavailable

⊙ : Available EI<sup>2</sup>OS function is provided.

Δ: Available when a cause of interrupt sharing a same ICR is not used.

- \*1:
- Peripheral functions sharing an ICR register have the same interrupt level.
  - If peripheral functions share an ICR register, only one function is available when using expanded intelligent I/O service.
  - If peripheral functions share an ICR register, a function using expanded intelligent I/O service does not allow interrupt by another function.

\*2: Input capture 1 corresponds to EI<sup>2</sup>OS, however, PPG does not. When using EI<sup>2</sup>OS by input capture 1, interrupt should be disabled for PPG.

\*3: Priority when two or more interrupts of a same level occur simultaneously.

## 12. Peripheral Resources

### 12.1 I/O Ports

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). The MB60385 series model is provided with 5 ports (34 inputs). The ports function as input/output pins for peripheral functions also.


#### I/O Port Functions

An I/O port, using port data register (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following summarizes functions of the ports and sharing peripheral functions:

- Port 1: General-purpose input/output port, used also for PPG timer output and input capture inputs.
- Port 2: General-purpose input/output port, used also for reload timer input/output and external interrupt input.
- Port 3: General-purpose input/output port, used also for A/D converter activation trigger pin.
- Port 4: General-purpose input/output port, used also for UART input/output and CAN controller send/receive pin.
- Port 5: General-purpose input/output port, used also analog input pin.

Port 3 Pins Block Diagram (general-purpose input/output port)



Port 3 Registers

- Port 3 registers include port 3 data register (PDR3) and port 3 direction register (DDR3).
- The bits configuring the register correspond to port 3 pins on a one-to-one basis.


Relation between Port 3 Registers and Pins

Port Name	Bits of Register and Corresponding Pins								
Port 3	PDR3, DDR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	Corresponding pins	P37	P36*	P35*	–	P33	P32	P31	P30

\*: P35 and P36 do not exist on MB90387 and MB90F387.



# Input Capture Block Diagram



## 12.6 Watch Timer Outline

The watch timer is a 15-bit free-run counter that increments in synchronization with sub clock.

- Interval time is selectable among 7 choices, and generation of interrupt request is allowed for each interval.
- Provides operation clock to the subclock oscillation stabilizing wait timer and watchdog timer.
- Always uses subclock as a count clock regardless of settings of clock selection register (CKSCR).

### Interval Timer Function

- In the watch timer, a bit corresponding to the interval time overflows (carry-over) when an interval time, which is specified by interval time selection bit, is reached. Then overflow flag bit is set (WTC: WTOF=1).
- If an interrupt by overflow is permitted (WTC: WTIE=1), an interrupt request is generated upon setting an overflow flag bit.
- Interval time of watch timer is selectable among the following seven choices:

### Interval Time of Watch Timer

Sub Clock Cycle	Interval Time
1/SCLK (122 $\mu$ s)	$2^8$ /SCLK (31.25 ms)
	$2^9$ /SCLK (62.5 ms)
	$2^{10}$ /SCLK (125 ms)
	$2^{11}$ /SCLK (250 ms)
	$2^{12}$ /SCLK (500 ms)
	$2^{13}$ /SCLK (1.0 s)
	$2^{14}$ /SCLK (2.0 s)

SCLK: Sub clock frequency

Values in parentheses “( )” are calculation when operating with 8.192 kHz clock.

The diagram illustrates the internal structure and control of the Watch timer. At the top, the **Watch timer counter** is shown as a 16-bit shift register, with bits labeled from  $\times 2^1$  to  $\times 2^{15}$ . The **SCLK** (Sub clock) input is connected to the  $\times 2^1$  bit. The counter's output is connected to the **To watchdog timer** block. Below the counter, the **Counter clear circuit** is shown, which is triggered by **Power-on reset**, **Shift to hardware standby**, and **Shift to stop mode**. The **Interval timer selector** block receives overflow (**OF**) signals from bits  $\times 2^9$  through  $\times 2^{15}$  and provides control signals to the **Watch timer control register (WTC)**. The **WTC** register consists of the following fields: **WDCS**, **SCE**, **WTIE**, **WTOF**, **WTR**, **WTC2**, **WTC1**, and **WTC0**. The **Watch timer interrupt** is generated by an AND gate that combines the **WTIE** signal with the **WTOF** signal. The **WTOF** signal is also connected to the **To sub clock oscillation stabilizing wait time** block. The **WTR** signal is connected to the **Interval timer selector**. The **WTC2**, **WTC1**, and **WTC0** signals are connected to the **Interval timer selector** and the **To sub clock oscillation stabilizing wait time** block. The **WTC2** signal is also connected to the **Counter clear circuit**. The **WTC1** and **WTC0** signals are connected to the **Interval timer selector**.


**Legend:**  
 OF : Overflow  
 SCLK: Sub clock

Interrupt request number: #28 (1C<sub>H</sub>)

A 15-bit up counter that uses sub clock (SCLK) as a count clock.

A circuit that clears the watch timer counter.

### 8/16-bit PPG Timer 0 Block Diagram



— : Undefined  
Reserved: Reserved bit  
HCLK : Oscillation clock frequency  
 $\phi$  : Machine clock frequency  
\* : Interrupt output of 8/16-bit PPG timer 0 is incorporated into one by the OR circuit against interrupt output of 8/16-bit PPG timer 1.

## 12.9 DTP/External Interrupt and CAN Wakeup Outline

DTP/external interrupt transfers an interrupt request generated by an external peripheral device or a data transmission request to CPU, generating external interrupt request and activating expanded intelligent I/O service. Input RX of CAN controller is used as external interrupt input.

### DTP/External Interrupt and CAN Wakeup Function

An interrupt request input from external peripheral device to external input pins (INT7 to INT4) and RX pin, just as interrupt request of peripheral device, generates an interrupt request. The interrupt request generates an external interrupt and activates expanded intelligent I/O service (EI<sup>2</sup>OS).


If the expanded intelligent I/O service (EI<sup>2</sup>OS) has been disabled by interrupt control register (ICR: ISE=0), external interrupt function is enabled and branches to interrupt processing.

If the EI<sup>2</sup>OS has been enabled, (ICR: ISE=1), DTP function is enabled and automatic data transmission is performed by EI<sup>2</sup>OS. After performing specified number of data transmission processes, the process branches to interrupt processing.

**Table 12-2. DTP/External Interrupt and CAN Wakeup Outline**

	External Interrupt	DTP Function
Input pin	5 pins (RX, and INT4 to INT7)	
Interrupt cause	Specify for each pin with detection level setting register (ELVR).	
	Input of "H" level/"L" level/rising edge/falling edge.	Input of "H" level/ "L" level
Interrupt number	#15 (0FH), #24 (18H), #27 (1BH)	
Interrupt control	Enabling or disabling output of interrupt request, using DTP/external interrupt permission register (ENIR).	
Interrupt flag	Retaining interrupt cause with DTP/external interrupt cause register (EIRR).	
Process selection	Disable EI <sup>2</sup> OS (ICR: ISE=0)	Enable EI <sup>2</sup> OS (ICR: ISE=1)
Process	Branch to external interrupt process	After automatic data transmission by EI <sup>2</sup> OS for specified number of times, branch to interrupt process.

## UART Block Diagram



## 12.12 CAN Controller

The Controller Area Network (CAN) is a serial communication protocol compliant with CANVer2.0A and Ver2.0B. The protocol allows data transmission and reception in both standard frame format and expanded frame format.

### Features of CAN Controller

- CAN controller format is compliant with CANVer2.0A and Ver2.0B.
- The protocol allows data transmission and reception in standard frame format and expanded frame format.
- Automatic transmission of data frame by remote frame reception is allowed.
- Baud rate ranges from 10 kbps to 1 Mbps (with 16-MHz machine clock).

**Table 12-5. Data Transmission Baud Rate**

Machine Clock	Baud Rate (Max)
16 MHz	1 Mbps
12 MHz	1 Mbps
8 MHz	1 Mbps
4 MHz	500 kbps
2 MHz	250 kbps

- Provided with 8 transmission/reception message buffers.
- Transmission/reception is allowed at ID 11 bit in standard format, and at ID 29 bit in expanded frame format.
- Specifying 0 byte to 8 bytes is allowed in message data.
- Multi-level message buffer configuration is allowed.
- CAN controller has two built-in acceptance masks. Mask settings are independently allowed for the two acceptance masks on reception IDs.
- The two acceptance masks allow reception in standard frame format and expanded frame format.
- For types of masking, all-bit comparison, all-bit masking, and partial masking with acceptance mask register 0/1, are specifiable.


### 12.13 Address Matching Detection Function Outline

The address matching detection function checks if an address of an instruction to be processed next to a currently-processed instruction is identical with an address specified in the detection address register. If the addresses match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction, and process branches to the interrupt process program. Using INT9 interrupt, this function is available for correcting program by batch processing.

#### Address Matching Detection Function Outline

- An address of an instruction to be processed next to a currently-processed instruction of the program is always retained in an address latch via internal data bus. By the address matching detection function, the address value retained in the address latch is always compared with an address specified in detection address setting register. If the compared address values match with each other, an instruction to be processed next by CPU is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
- Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with interrupt permission bit. Generation of interrupt, which is caused by address matching between the address retained in address latch and the address specified in address setting register, is permitted and prohibited on a register-by-register basis.

#### Address Matching Detection Function Block Diagram




- Address latch  
Retains address value output to internal data bus.
- Address detection control register (PACSR)  
Specifies if interrupt is permitted or prohibited when addresses match with each other.
- Detection address setting (PADR0, PADR1)  
Specifies addresses to be compared with values in address latch.




12.14 ROM Mirror Function Selection Module Outline

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

ROM Mirror Function Selection Module Block Diagram



FF Bank Access by ROM Mirror Function



## 13. Electrical Characteristics

### 13.1 Absolute Maximum Rating

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	V <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	
	AV <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	V <sub>CC</sub> = AV <sub>CC</sub> *2
	AVR	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVR*2
Input voltage*1	V <sub>I</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	*3
Output voltage*1	V <sub>O</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	*3
Maximum clamp current	I <sub>CLAMP</sub>	– 2.0	+ 2.0	mA	*7
Total maximum clamp current	Σ   I <sub>CLAMP</sub>	–	20	mA	*7
“L” level maximum output current	I <sub>OL1</sub>	–	15	mA	Normal output*4
	I <sub>OL2</sub>	–	40	mA	High-current output*4
“L” level average output current	I <sub>OLAV1</sub>	–	4	mA	Normal output*5
	I <sub>OLAV2</sub>	–	30	mA	High-current output*5
“L” level maximum total output current	Σ I <sub>OL1</sub>	–	125	mA	Normal output
	Σ I <sub>OL2</sub>	–	160	mA	High-current output
“L” level average total output current	Σ I <sub>OLAV1</sub>	–	40	mA	Normal output*6
	Σ I <sub>OLAV2</sub>	–	40	mA	High-current output*6
“H” level maximum output current	I <sub>OH1</sub>	–	–15	mA	Normal output*4
	I <sub>OH2</sub>	–	–40	mA	High-current output*4
“H” level average output current	I <sub>OHAV1</sub>	–	–4	mA	Normal output*5
	I <sub>OHAV2</sub>	–	–30	mA	High-current output*5
“H” level maximum total output current	Σ I <sub>OH1</sub>	–	–125	mA	Normal output
	Σ I <sub>OH2</sub>	–	–160	mA	High-current output
“H” level average total output current	Σ I <sub>OHAV1</sub>	–	–40	mA	Normal output*6
	Σ I <sub>OHAV2</sub>	–	–40	mA	High-current output*6
Power consumption	P <sub>D</sub>	–	245	mW	
Operating temperature	T <sub>A</sub>	–40	+105	°C	
Storage temperature	T <sub>stg</sub>	–55	+150	°C	

\*1: The parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V.

\*2: AV<sub>CC</sub> and AVR should not exceed V<sub>CC</sub>.

\*3: V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3 V. However if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.

\*4: A peak value of an applicable one pin is specified as a maximum output current.

\*5: An average current value of an applicable one pin within 100 ms is specified as an average output current. (Average value is found by multiplying operating current by operating rate.)

\*6: An average current value of all pins within 100 ms is specified as an average total output current. (Average value is found by multiplying operating current by operating rate.)

\*7:


■ Applicable to pins: P10 to P17, P20 to P27, P30 to P33, P35\*, P36\*, P37, P40 to P44, P50 to P57

\*: P35 and P36 are MB90387S and MB90F387S only.


### 13.4.3 Power-on Reset

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Power supply rise time	$t_R$	$V_{CC}$	—	0.05	30	ms	
Power supply shutdown time	$t_{OFF}$	$V_{CC}$		1	—	ms	Waiting time until power-on



Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, raise the power smoothly by suppressing variation of voltages as shown below. When raising the power, do not use PLL clock. However, if voltage drop is 1V/s or less, use of PLL clock is allowed during operation.



### 13.5 A/D Converter

( $V_{CC} = AV_{CC} = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $3.0\text{ V} \leq AVR - AV_{SS}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Nonlinear error	—	—	—	—	$\pm 2.5$	LSB	
Differential linear error	—	—	—	—	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	$AV_{SS} - 1.5\text{ LSB}$	$AV_{SS} + 0.5\text{ LSB}$	$AV_{SS} + 2.5\text{ LSB}$	V	1 LSB = $(AVR - AV_{SS}) / 1024$
Full-scale transition voltage	$V_{FST}$	AN0 to AN7	$AVR - 3.5\text{ LSB}$	$AVR - 1.5\text{ LSB}$	$AVR + 0.5\text{ LSB}$	V	
Compare time	—	—	66 $t_{CP}^{*1}$	—	—	ns	With 16 MHz machine clock $5.5\text{ V} \geq AV_{CC} \geq 4.5\text{ V}$
			88 $t_{CP}^{*1}$	—	—	ns	With 16 MHz machine clock $4.5\text{ V} > AV_{CC} \geq 4.0\text{ V}$
Sampling time	—	—	32 $t_{CP}^{*1}$	—	—	ns	With 16 MHz machine clock $5.5\text{ V} \geq AV_{CC} \geq 4.5\text{ V}$
			128 $t_{CP}^{*1}$	—	—	ns	With 16 MHz machine clock $4.5\text{ V} > AV_{CC} \geq 4.0\text{ V}$
Analog port input current	$I_{AIN}$	AN0 to AN7	—	—	10	$\mu\text{A}$	
Analog input voltage	$V_{AIN}$	AN0 to AN7	$AV_{SS}$	—	AVR	V	
Reference voltage	—	AVR	$AV_{SS} + 2.7$	—	$AV_{CC}$	V	
Power supply current	$I_A$	$AV_{CC}$	—	3.5	7.5	mA	
	$I_{AH}$	$AV_{CC}$	—	—	5	$\mu\text{A}$	*2
Reference voltage supplying current	$I_R$	AVR	—	165	250	$\mu\text{A}$	
	$I_{RH}$	AVR	—	—	5	$\mu\text{A}$	*2
Variation among channels	—	AN0 to AN7	—	—	4	LSB	

\*1: Refer to Clock Timing on AC Characteristics.

\*2: If A/D converter is not operating, a current when CPU is stopped is applicable ( $V_{CC}=AV_{CC}=AVR=5.0\text{ V}$ ).

(Continued)

