



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90387spmt-gs-257e1

# 16-bit Microcontrollers F2MC-16LX MB90385 Series

MB90385 series devices are general-purpose high-performance 16-bit micro controllers designed for process control of consumer products, which require high-speed real-time processing. The devices of this series have the built-in full-CAN interface.

The system, inheriting the architecture of F<sup>2</sup>MC family, employs additional instruction ready for high-level languages, expanded addressing mode, enhanced multiply-divide instructions, and enriched bit-processing instructions. Furthermore, employment of 32-bit accumulator achieves processing of long-word data (32 bits).

The peripheral resources of MB90385 series include the following:

8/10-bit A/D converter, UART (SCI), 8/16-bit PPG timer, 16-bit input-output timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

#### **Features**

#### Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 4 times of oscillation clock (for 4-MHz oscillation clock, 4 MHz to 16 MHz).
- Operation by sub-clock (8.192 kHz) is allowed. (MB90387, MB90F387)
- Minimum execution time of instruction: 62.5 ns (when operating with 4-MHz oscillation clock, and 4-time multiplied PLL clock).

#### 16 Mbyte CPU memory Space

■ 24-bit internal addressing

#### **Instruction System Best Suited to Controller**

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

# Instruction System Compatible with High-level Language (C language) and Multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

#### **Increased Processing Speed**

■ 4-byte instruction queue

# Powerful Interrupt Function with 8 Levels and 34 Factors

#### **Automatic Data Transfer Function Independent of CPU**

■ Expanded intelligent I/O service function (EI² OS): Maximum of 16 channels

#### Low Power Consumption (standby) Mode

■ Sleep mode (a mode that halts CPU operating clock)

- Time-base timer mode (a mode that operates oscillation clock, sub clock, time-base timer and watch timer only)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

#### **Process**

■ CMOS technology

#### I/O Port

■ General-purpose input/output port (CMOS output):

MB90387, MB90F387: 34 ports (including 4 high-current output ports)

MB90387S, MB90F387S: 36 ports (including 4 high-current output ports)

#### Timer

- Time-base timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit x 4 channels, or 16-bit x 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
  - 16-bit free run timer: 1 channel
  - □ 16-bit input capture: (ICU): 4 channels

Interrupt request is issued upon latching a count value of 16-bit free run timer by detection of an edge on pin input.


#### **CAN Controller: 1 channel**

- Compliant with Ver2.0A and Ver2.0B CAN specifications
- 8 built-in message buffers
- Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock)
- CAN wake-up

#### **UART (SCI): 1 channel**

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

### 4. Pin Assignment



# 6. I/O Circuit Type

Туре	Circuit	Remarks
A	X1 X1A X0 X0A  Standby control signal	<ul> <li>High-rate oscillation feedback resistor, approx.1 MΩ</li> <li>Low-rate oscillation feedback resistor, approx.10 MΩ</li> </ul>
В	R R Hysteresis input	<ul> <li>■ Hysteresis input with pull-up resistor.</li> <li>■ Pull-up resistor, approx.50 kΩ</li> </ul>
С	R	■ Hysteresis input
D	P-ch Digital output  N-ch Digital output  N-ch Digital output  N-ch Digital output  N-ch Digital output  Standby control	<ul> <li>■ CMOS hysteresis input</li> <li>■ CMOS level output</li> <li>■ Standby control provided</li> </ul>
E	P-ch Digital output  N-ch Digital output  N-ch Digital output  N-ch Digital output  Standby control  Analog input	■ CMOS hysteresis input ■ CMOS level output ■ Shared for analog input pin ■ Standby control provided

Туре	Circuit	Remarks
F	R W→ Wysteresis input	<ul> <li>■ Hysteresis input with pull-down resistor</li> <li>■ Pull-down resistor, approx. 50 kΩ</li> <li>■ Flash product is not provided with pull-down resistor.</li> </ul>
	R Vss	
G	P-ch High-current output  High-current output  N-ch  Vss  CMOS  hysteresis input  Standby control	<ul> <li>■ CMOS hysteresis input</li> <li>■ CMOS level output (high-current output)</li> <li>■ Standby control provided</li> </ul>

#### 7. Handling Devices

#### Do Not Exceed Maximum Rating (preventing "latch up")


- On a CMOS IC, latch-up may occur when applying a voltage higher than Vcc or a voltage lower than Vss to input or output pin, which has no middle or high withstand voltage. Latch-up may also occur when a voltage exceeding maximum rating is applied across Vcc pin and Vss pin.
- Latch-up causes drastic increase of power current, which may lead to destruction of elements by heat. Extreme caution must be taken not to exceed maximum rating.
- When turning on and off analog power source, take extra care not to apply an analog power voltages (AVcc and AVR) and analog input voltage that are higher than digital power voltage (Vcc).

#### **Handling Unused Pins**

Leaving unused input pins open may cause permanent destruction by malfunction or latch-up. Apply pull-up or pull-down process to the unused pins using resistors of 2 kΩ or higher. Leave unused input/output pins open under output status, or process as input pins if they are under input status.

#### **Using External Clock**

■ When using an external clock, drive only X0 pin and leave X1 pin open. An example of using an external clock is shown below.



Document Number: 002-07765 Rev. \*A

#### **Notes When Using No Sub Clock**

■ If an oscillator is not connected to X0A and X1A pin, apply pull-down resistor to X0A pin and leave X1A pin open.

#### **About Power Supply Pins**

- If two or more Vcc and Vss pins exist, the pins that should be at the same potential are connected to each other inside the device. For reducing unwanted emissions and preventing malfunction of strobe signals caused by increase of ground level, however, be sure to connect the Vcc and Vss pins to the power source and the ground externally.
- Pay attention to connect a power supply to Vcc and Vss of MB90385 series device in a lowest-possible impedance.
- Near pins of MB90385 series device, connecting a bypass capacitor is recommended at 0.1 μF across Vcc pin and Vss pin.

#### **Crystal Oscillator Circuit**

- Noises around X0 and X1 pins cause malfunctions on a MB90385 series device. Design a print circuit so that X0 and X1 pins, an crystal oscillator (or a ceramic oscillator), and bypass capacitor to the ground become as close as possible to each other. Furthermore, avoid wires to X0 and X1 pins crossing each other as much as possible.
- Print circuit designing that surrounds X0 and X1 pins with grounding wires, which ensures stable operation, is strongly recommended.

#### Caution on Operations during PLL Clock Mode

■ If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

#### Sequence of Turning on Power of A/D Converter and Applying Analog Input

- Be sure to turn on digital power (Vcc) before applying signals to the A/D converter and applying analog input signals (AN0 to AN7 pins).
- Be sure to turn off the power of A/D converter and analog input before turning off the digital power source.
- Be sure not to apply AVR exceeding AVcc when turning on and off. (No problems occur if analog and digital power is turned on and off simultaneously.)

#### Handling Pins When A/D Converter is Not Used

■ If the A/D converter is not used, connect the pins under the following conditions: "AVcc=AVR=Vcc," and "AVss=Vss"

#### Note on Turning on Power

■ For preventing malfunctions on built-in step-down circuit, maintain a minimum of 50 μs of voltage rising time (between 0.2 V and 2.7V) when turning on the power.

#### Stabilization of Supply Voltage

■ A sudden change in the supply voltage may cause the device to malfunction even within the specified Vcc supply voltage operating range. Therefore, the Vcc supply voltage should be stabilized.

For reference, the supply voltage should be controlled so that  $V_{cc}$  ripple variations (peak-to-peak values) at commercial frequencies (50 Hz / 60 Hz) fall below 10% of the standard  $V_{cc}$  supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

Document Number: 002-07765 Rev. \*A Page 11 of 81

# 10. I/O Map


Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
000000н		(Reserve	ed area) *	1	•
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXB
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXXB
000006н to 000010н		(Reserve	ed area) *		
000011н	DDR1	Port 1 direction data register	R/W	Port 1	0000000В
000012н	DDR2	Port 2 direction data register	R/W	Port 2	0000000в
000013н	DDR3	Port 3 direction data register	R/W	Port 3	000Х0000в
000014н	DDR4	Port 4 direction data register	R/W	Port 4	ХХХ00000в
000015н	DDR5	Port 5 direction data register	R/W	Port 5	0000000В
000016н to 00001Ан		(Reserve	ed area) *		
00001Вн	ADER	Analog input permission register	R/W	8/10-bit A/D converter	11111111в
00001Снtо 000025н		(Reserve	ed area) *		
000026н	SMR1	Serial mode register 1	R/W	UART1	0000000В
000027н	SCR1	Serial control register 1	R/W, W		00000100в
000028н	SIDR1/ SODR1	Serial input data register 1/ Serial output data register 1	R, W		XXXXXXXXB
000029н	SSR1	Serial status data register 1	R, R/W		00001000в
00002Ан		(Reserve	ed area) *	•	
00002Вн	CDCR1	Communication prescaler control register 1	R/W	UART1	0ХХХ0000в
00002Cнtо 00002Fн		(Reserve	ed area) *		
000030н	ENIR	DTP/External interrupt permission register	R/W	DTP/External interrupt	0000000В
000031н	EIRR	EIRR DTP/External interrupt permission R/W register			XXXXXXXXB
000032н	ELVR	Detection level setting register	R/W		0000000в
000033н			R/W		0000000в
000034н	ADCS	A/D control status register	R/W	8/10-bit A/D	0000000в
000035н			R/W, W	converter	0000000в
000036н	ADCR	A/D data register	W, R		XXXXXXXX
000037н			R		00101XXX <sub>в</sub>

Document Number: 002-07765 Rev. \*A Page 14 of 81

Address	Register Abbreviation	Register Abbreviation Register		Resource	Initial Value
0000В0н	ICR00	Interrupt control register 00	R/W	Interrupt controller	00000111в
0000В1н	ICR01	Interrupt control register 01			00000111в
0000В2н	ICR02	Interrupt control register 02			00000111в
0000ВЗн	ICR03	Interrupt control register 03			00000111в
0000В4н	ICR04	Interrupt control register 04			00000111в
0000В5н	ICR05	Interrupt control register 05			00000111в
0000В6н	ICR06	Interrupt control register 06			00000111в
0000В7н	ICR07	Interrupt control register 07			00000111в
0000В8н	ICR08	Interrupt control register 08			00000111в
0000В9н	ICR09	Interrupt control register 09			00000111в
0000ВАн	ICR10	Interrupt control register 10			00000111в
0000ВВн	ICR11	Interrupt control register 11			00000111в
0000ВСн	ICR12	Interrupt control register 12			00000111в
0000ВDн	ICR13	Interrupt control register 13			00000111в
0000ВЕн	ICR14	Interrupt control register 14	ol register 14		
0000ВГн	ICR15	Interrupt control register 15			00000111в
0000FFн 001FF0н	PADR0	Detection address setting register 0 (low-order)	R/W	Address matching detection function	XXXXXXXX
001FF1н		Detection address setting register 0 (middle-order)			XXXXXXXX
001FF2н		Detection address setting register 0 (high-order)			XXXXXXXX
001FF3н	PADR1	Detection address setting register 1 (low-order)	R/W		XXXXXXXXB
001FF4н		Detection address setting register 1 (middle-order)			XXXXXXXXB
001FF5н	Detection address setting register 1 (high-order)				XXXXXXXXB
003900н	TMR0/	16-bit timer register 0/16-bit reload	R,W	16-bit reload timer 0	XXXXXXXX
003901н	TMRLR0	register			XXXXXXXX
003902н	TMR1/	16-bit timer register 1/16-bit reload	R,W	16-bit reload timer 1	XXXXXXXX
003903н	TMRLR1	register			XXXXXXXX
003904н to 00390Fн		(Reser	ved area) *		

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
003С38н, 003С39н	DLCR4	DLC register 4	R/W	CAN controller	XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003С3Ан, 003С3Вн	DLCR5	DLC register 5	R/W		XXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003С3Сн, 003С3Dн	DLCR6	DLC register 6	R/W		XXXXXXX <sub>B</sub> , XXXXXXX <sub>B</sub>
003С3Ен, 003С3Fн	DLCR7	DLC register 7	R/W		XXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003С40н to 003С47н	DTR0	Data register 0	R/W		XXXXXXXB to XXXXXXXXB
003С48н to 003С4Fн	DTR1	Data register 1	R/W		XXXXXXXB to XXXXXXXXB
003С50н to 003С57н	DTR2	Data register 2	R/W		XXXXXXXB to XXXXXXXXB
003С58н to 003С5Fн	DTR3	Data register 3	R/W		XXXXXXXB to XXXXXXXXB
003С60н to 003С67н	DTR4	Data register 4	R/W		XXXXXXXB to XXXXXXXXB
003С68н to 003С6Fн	DTR5	Data register 5	R/W		XXXXXXXB to XXXXXXXB
003С70н to 003С77н	DTR6	Data register 6	R/W		XXXXXXXB to XXXXXXXXB
003С78н to 003С7Fн	DTR7	Data register 7	R/W		XXXXXXXB to XXXXXXXXB
003С80н to 003СFFн		(Reser	rved area) *		
003D00н, 003D01н	CSR	Control status register	R/W, R	CAN controller	0XXXX001в, 00XXX000в
003D02н	LEIR	Last event display register	R/W		000ХХ000в
003D03н		(Reser	rved area) *	•	•
003D04н, 003D05н	RTEC	Send/receive error counter	R	CAN controller	0000000в, 0000000в
003D06н, 003D07н	BTR	Bit timing register	R/W		11111111в, X1111111в
003D08н	IDER	IDE register	R/W		XXXXXXXXB
003D09н		(Reser	rved area) *	•	•
003D0Ан	TRTRR	Send RTR register	R/W	CAN controller	0000000В
003D0Вн		(Reser	rved area) *		
003D0Сн	RFWTR	Remote frame receive wait register	R/W	CAN controller	XXXXXXXX

#### Port 5 Pins Block Diagram




#### **Port 5 Registers**


- Port 5 registers include port 5 data register (PDR5), port 5 direction register (DDR5), and analog input permission register (ADER).
- Analog input permission register (ADER) allows or disallows input of analog signal to the analog input pin.
- The bits configuring the register correspond to port 5 pins on a one-to-one basis.

#### Relation between Port 5 Registers and Pins


Port Name	Bits of Register and Corresponding Pins								
Port 5	PDR5, DDR5	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	ADER	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0
	Corresponding pins	P57	P56	P55	P54	P53	P52	P51	P50

### Watchdog Timer Block Diagram









Actual interrupt request number of watch timer is as follows:

Interrupt request number: #28 (1CH)

#### **Watch Timer Counter**

A 15-bit up counter that uses sub clock (SCLK) as a count clock.

#### **Counter Clear Circuit**

A circuit that clears the watch timer counter.

#### 12.7 8/16-bit PPG Timer Outline

The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0 and PPG1) that allows outputting pulses of arbitrary cycle and duty cycle. Combination of the two channels allows selection among the following operations:

- 8-bit PPG output 2-channel independent operation mode
- 16-bit PPG output operation mode
- 8-bit and 8-bit PPG output operation mode

MB90385 series device has two 8/16-bit built-in PPG timers. This section describes functions of PPG0/1. PPG2/3 have the same functions as those of PPG0/1.


#### **Functions of 8/16-bit PPG Timer**


The 8/16-bit PPG timer is composed of four 8-bit reload register (PRLH0/PRLL0, PRLH1/PRLL1) and two PPG down counters (PCNT0, PCNT1).

- Widths of "H" and "L" in output pulse are specifiable independently. Cycle and duty factor of output pulse is specifiable arbitrarily.
- Count clock is selectable among 6 internal clocks.
- The timer is usable as an interval timer, by generating interrupt requests for each interval.
- The time is usable as a D/A converter, with an external circuit.

Document Number: 002-07765 Rev. \*A Page 39 of 81

#### 8/16-bit PPG Timer 0 Block Diagram





#### 13.6 Definition of A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.


Linear error: Deviation between a line across zero-transition line ("00 0000 00 0 0" ←→"00 0000 0001")

and full-scale transition line ("11 1111 11 10" ←→ "11 1111 1111") and actual conversion characteristics.

Differential linear error: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Total error: Difference between an actual value and an ideal value. A total error includes zero transition error, full-

scale transition error, and linear error.



(Continued)


#### 13.7 Notes on A/D Converter Section

Use the device with external circuits of the following output impedance for analog inputs:

Recommended output impedance of external circuits are: Approx. 3.9 k $\Omega$  or lower (4.5 V  $\leq$  AVcc  $\leq$  5.5 V) (sampling period=2.00  $\mu$ s at 16 MHz machine clock), Approx. 11 k $\Omega$  or lower (4.0 V  $\leq$  AVcc < 4.5 V) (sampling period=8.0  $\mu$ s at 16 MHz machine clock).

If an external capacitor is used, in consideration of the effect by tap capacitance caused by external capacitors and on-chip capacitors, capacitance of the external one is recommended to be several thousand times as high as internal capacitor.

If output impedance of an external circuit is too high, a sampling period for an analog voltage may be insufficient.



#### **About errors**

As [AVR-AVss] become smaller, values of relative errors grow larger.


#### 13.8 Flash Memory Program/Erase Characteristics


Parameter	Conditions		Value		Unit	Remarks	
Parameter	Conditions	Min Typ Max		Offic	Remarks		
Sector erase time	$T_A = +25  ^{\circ}C$ Vcc = 5.0  V	-	1	15	s	Excludes 00H programming prior to erasure	
Chip erase time		-	4	_	s	Excludes 00H programming prior to erasure	
Word (16-bit width) programming time		-	16	3,600	μS	Except for the over head time of the system	
Program/Erase cycle	_	10,000	-	-	cycle		
Flash Data Retention Time	Average T <sub>A</sub> = + 85 °C	20	-	-	Year	*	


<sup>\*:</sup> This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C).

Document Number: 002-07765 Rev. \*A Page 70 of 81

#### MB90387








(Continued)

#### 16. Package Dimension



SYMBOL	DIN	/ENSIO	NS		
STIVIBUL	MIN.	NOM.	MAX.		
Α	_		1.70		
A1	0.00	_	0.20		
b	0.15	0.27			
С	0.09	_	0.20		
D	9.00 BSC				
D1	7.00 BSC				
е	0	.50 BS0	0		
E	9	.00 BS	2		
E1	7.00 BSC				
L	0.45	0.60	0.75		
L1	0.30	0.50	0.70		
θ	0°	_	8°		

#### **NOTES**

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ⚠ TO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 \*\*

PACKAGE OUTLINE, 48 LEAD LQFP 7.0X7.0X1.7 MM LQA048 REV\*\*

# **Document History**

Document Title: MB90387/387S/F387/F387S, MB90V495G, 16-bit Microcontrollers F <sup>2</sup> MC-16LX MB90385 Series Document Number:002-07765								
Revision ECN Orig. of Change Submission Date Description of Change								
**	_	AKIH	12/19/2008	Migrated to Cypress and assigned document number 002-07765. No change to document contents or format.				
*A	6059071	SSAS	02/05/2018	Updated to Cypress template Package: FPT-48P-M26> LQA048				

Document Number: 002-07765 Rev. \*A Page 80 of 81