



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90387spmt-gs-384e1

Part Number Parameter	MB90F387 MB90F387S	MB90387 MB90387S	MB90V495G
8/10-bit A/D converter	Number of channels: 8 Resolution: Selectable 10-bit or 8-bit. Conversion time: 6.125 μ s (at 16 MHz machine clock, including sampling time) Sequential conversion of two or more successive channels is allowed. (Setting a maximum of 8 channels is allowed.) Single conversion mode: Selected channel is converted only once. Sequential conversion mode: Selected channel is converted repetitively. Halt conversion mode: Conversion of selected channel is stopped and activated alternately.		
UART(SCI)	Number of channels: 1 Clock-synchronous transfer: 62.5 kbps to 2 Mbps Clock-asynchronous transfer: 9,615 bps to 500 kbps Communication is allowed by bi-directional serial communication function and master/slave type connection.		
CAN	Compliant with Ver 2.0A and Ver 2.0B CAN specifications. 8 built-in message buffers. Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock) CAN wake-up		

*1: Settings of DIP switch S2 for using emulation pod MB2145-507. For details, see MB2145-507 Hardware Manual (2.7 Power Pin solely for Emulator).

*2: MB90387S, MB90F387S

2. Packages And Product Models

Package	MB90F387, MB90F387S	MB90387, MB90387S
LQA048	○	○

○ : Yes ×: No

Note: Refer to Package Dimension for details of the package.

3. Product Comparison

Memory Space

When testing with test product for evaluation, check the differences between the product and a product to be used actually. Pay attention to the following points:

- The MB90V495G has no built-in ROM. However, a special-purpose development tool allows the operations as those of one with built-in ROM. ROM capacity depends on settings on a development tool.
- On MB90V495G, an image from FF4000_H to FFFFFFF_H is viewed on 00 bank and an image of FE0000_H to FF3FFF_H is viewed only on FE bank and FF bank. (Modified on settings of a development tool.)
- On MB90F387/F387S/387/387S, an image from FF4000_H to FFFFFFF_H is viewed on 00 bank and an image of FE0000_H to FF3FFF_H is viewed only on FF bank.

Pin No.	Pin Name	Circuit Type	Function
39	P42	D	General-purpose input/output port.
	SOT1		Serial data input pin for UART. Valid only when serial data input/output setting on UART is "enabled."
40	P43	D	General-purpose input/output port.
	TX		Transmission output pin for CAN. Valid only when output setting is "enabled."
41	P44	D	General-purpose input/output port.
	RX		Transmission output pin for CAN. Valid only when output setting is "enabled."
42 to 45	P30 to P33	D	General-purpose input/output ports.
46	X0A*	A	Pin for low-rate oscillation.
	P35*		General-purpose input/output port.
47	X1A*	A	Pin for low-rate oscillation.
	P36*		General-purpose input/output port.
48	AVss	—	Vss power source input pin for A/D converter.

*: MB90387, MB90F387: X1A, X0A
 MB90387S, MB90F387S: P36, P35


Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
000083 _H	(Reserved area) *				
000084 _H	TCANR	Send cancel register	W	CAN controller	00000000 _B
000085 _H	(Reserved area) *				
000086 _H	TCR	Send completion register	R/W	CAN controller	00000000 _B
000087 _H	(Reserved area) *				
000088 _H	RCR	Receive completion register	R/W	CAN controller	00000000 _B
000089 _H	(Reserved area) *				
00008A _H	RRTRR	Receive RTR register	R/W	CAN controller	00000000 _B
00008B _H	(Reserved area) *				
00008C _H	ROVRR	Receive overrun register	R/W	CAN controller	00000000 _B
00008D _H	(Reserved area) *				
00008E _H	RIER	Receive completion interrupt permission register	R/W	CAN controller	00000000 _B
00008F _H to 00009D _H	(Reserved area) *				
00009E _H	PACSR	Address detection control register	R/W	Address matching detection function	00000000 _B
00009F _H	DIRR	Delay interrupt request generation/release register	R/W	Delay interrupt generation module	XXXXXXX0 _B
0000A0 _H	LPMCR	Lower power consumption mode control register	W,R/W	Lower power consumption mode	00011000 _B
0000A1 _H	CKSCR	Clock selection register	R,R/W	Clock	11111100 _B
0000A2 _H to 0000A7 _H	(Reserved area) *				
0000A8 _H	WDTC	Watchdog timer control register	R,W	Watchdog timer	XXXXX111 _B
0000A9 _H	TBTC	Time-base timer control register	R/W,W	Time-base timer	1XX00100 _B
0000AA _H	WTC	Watch timer control register	R,R/W	Watch timer	1X001000 _B
0000AB _H to 0000AD _H	(Reserved area) *				
0000AE _H	FMCS	Flash memory control status register	R,W,R/W	512k-bit Flash memory	000X0000 _B
0000AF _H	(Reserved area) *				

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
0000B0 _H	ICR00	Interrupt control register 00	R/W	Interrupt controller	00000111 _B
0000B1 _H	ICR01	Interrupt control register 01			00000111 _B
0000B2 _H	ICR02	Interrupt control register 02			00000111 _B
0000B3 _H	ICR03	Interrupt control register 03			00000111 _B
0000B4 _H	ICR04	Interrupt control register 04			00000111 _B
0000B5 _H	ICR05	Interrupt control register 05			00000111 _B
0000B6 _H	ICR06	Interrupt control register 06			00000111 _B
0000B7 _H	ICR07	Interrupt control register 07			00000111 _B
0000B8 _H	ICR08	Interrupt control register 08			00000111 _B
0000B9 _H	ICR09	Interrupt control register 09			00000111 _B
0000BA _H	ICR10	Interrupt control register 10			00000111 _B
0000BB _H	ICR11	Interrupt control register 11			00000111 _B
0000BC _H	ICR12	Interrupt control register 12			00000111 _B
0000BD _H	ICR13	Interrupt control register 13			00000111 _B
0000BE _H	ICR14	Interrupt control register 14			00000111 _B
0000BF _H	ICR15	Interrupt control register 15			00000111 _B
0000C0 _H to 0000FF _H	(Reserved area) *				
001FF0 _H	PADR0	Detection address setting register 0 (low-order)	R/W	Address matching detection function	XXXXXXXX _B
001FF1 _H		Detection address setting register 0 (middle-order)			XXXXXXXX _B
001FF2 _H		Detection address setting register 0 (high-order)			XXXXXXXX _B
001FF3 _H	PADR1	Detection address setting register 1 (low-order)	R/W		XXXXXXXX _B
001FF4 _H		Detection address setting register 1 (middle-order)			XXXXXXXX _B
001FF5 _H		Detection address setting register 1 (high-order)			XXXXXXXX _B
003900 _H	TMR0/ TMRLR0	16-bit timer register 0/16-bit reload register	R,W	16-bit reload timer 0	XXXXXXXX _B
003901 _H					XXXXXXXX _B
003902 _H	TMR1/ TMRLR1	16-bit timer register 1/16-bit reload register	R,W	16-bit reload timer 1	XXXXXXXX _B
003903 _H					XXXXXXXX _B
003904 _H to 00390F _H	(Reserved area) *				

11. Interrupt Sources, Interrupt Vectors, And Interrupt Control Registers

Interrupt Source	E ² OS Readiness	Interrupt Vector			Interrupt Control Register		Priority* ³
		Number		Address	ICR	Address	
Reset	×	#08	08 _H	FFFFDC _H	—	—	High ↑
INT 9 instruction	×	#09	09 _H	FFFFD8 _H	—	—	
Exceptional treatment	×	#10	0A _H	FFFFD4 _H	—	—	
CAN controller reception completed (RX)	′	#11	0B _H	FFFFD0 _H	ICR00	0000B0 _H * ¹	
CAN controller transmission completed (TX) / Node status transition (NS)	′	#12	0C _H	FFFFCC _H			
Reserved	×	#13	0D _H	FFFFC8 _H	ICR01	0000B1 _H	
Reserved	×	#14	0E _H	FFFFC4 _H			
CAN wakeup	Δ	#15	0F _H	FFFFC0 _H	ICR02	0000B2 _H * ¹	
Time-base timer	×	#16	10 _H	FFFFBC _H			
16-bit reload timer 0	Δ	#17	11 _H	FFFFB8 _H	ICR03	0000B3 _H * ¹	
8/10-bit A/D converter	Δ	#18	12 _H	FFFFB4 _H			
16-bit free-run timer overflow	Δ	#19	13 _H	FFFFB0 _H	ICR04	0000B4 _H * ¹	
Reserved	×	#20	14 _H	FFFFAC _H			
Reserved	×	#21	15 _H	FFFFA8 _H	ICR05	0000B5 _H * ¹	
PPG timer ch0, ch1 underflow	′	#22	16 _H	FFFFA4 _H			
Input capture 0-input	Δ	#23	17 _H	FFFFA0 _H	ICR06	0000B6 _H * ¹	
External interrupt (INT4/INT5)	Δ	#24	18 _H	FFFF9C _H			
Input capture 1-input	Δ	#25	19 _H	FFFF98 _H	ICR07	0000B7 _H * ²	
PPG timer ch2, ch3 underflow	′	#26	1A _H	FFFF94 _H			
External interrupt (INT6/INT7)	Δ	#27	1B _H	FFFF90 _H	ICR08	0000B8 _H * ¹	
Watch timer	Δ	#28	1C _H	FFFF8C _H			
Reserved	×	#29	1D _H	FFFF88 _H	ICR09	0000B9 _H * ¹	
Input capture 2-input Input capture 3-input	′	#30	1E _H	FFFF84 _H			
Reserved	×	#31	1F _H	FFFF80 _H	ICR10	0000BA _H * ¹	
Reserved	×	#32	20 _H	FFFF7C _H			
Reserved	×	#33	21 _H	FFFF78 _H	ICR11	0000BB _H * ¹	
Reserved	×	#34	22 _H	FFFF74 _H			
Reserved	×	#35	23 _H	FFFF70 _H	ICR12	0000BC _H * ¹	
16-bit reload timer 1	○	#36	24 _H	FFFF6C _H			

Port 3 Pins Block Diagram (general-purpose input/output port)



Port 3 Registers

- Port 3 registers include port 3 data register (PDR3) and port 3 direction register (DDR3).
- The bits configuring the register correspond to port 3 pins on a one-to-one basis.

Relation between Port 3 Registers and Pins

Port Name	Bits of Register and Corresponding Pins								
Port 3	PDR3, DDR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	Corresponding pins	P37	P36*	P35*	–	P33	P32	P31	P30

*: P35 and P36 do not exist on MB90387 and MB90F387.

12.2 Time-Base Timer

The time-base time is an 18-bit free-run counter (time-base timer counter) that counts up in synchronization with the main clock (dividing main oscillation clock by 2).

- Four choices of interval time are selectable, and generation of interrupt request is allowed for each interval time.
- Provides operation clock signal to oscillation stabilizing wait timer and peripheral functions.

Interval Timer Function

- When the counter of time-base timer reaches an interval time specified by interval time selection bit (TBTC: TBC1, TBC0), an overflow (carrying-over) occurs (TBTC: TBOF=1) and interrupt request is generated.
- If an interrupt by overflow is permitted (TBTC: TBIE=1), an interrupt is generated when overflow occurs (TBTC: TBOF=1).
- The following four interval time settings are selectable:


Interval Time of Time-base Timer

Count Clock	Interval Time
2/HCLK (0.5 μ s)	2^{12} /HCLK (Approx. 1.0 ms)
	2^{14} /HCLK (Approx. 4.1 ms)
	2^{16} /HCLK (Approx. 16.4 ms)
	2^{19} /HCLK (Approx. 131.1 ms)

HCLK: Oscillation clock

Values in parentheses “()” are those under operation of 4-MHz oscillation clock.


Time-base Timer Block Diagram



Actual interrupt request number of time-base timer is as follows:

Interrupt request number: #16 (10_H)

Watchdog Timer Block Diagram



12.9 DTP/External Interrupt and CAN Wakeup Outline

DTP/external interrupt transfers an interrupt request generated by an external peripheral device or a data transmission request to CPU, generating external interrupt request and activating expanded intelligent I/O service. Input RX of CAN controller is used as external interrupt input.

DTP/External Interrupt and CAN Wakeup Function

An interrupt request input from external peripheral device to external input pins (INT7 to INT4) and RX pin, just as interrupt request of peripheral device, generates an interrupt request. The interrupt request generates an external interrupt and activates expanded intelligent I/O service (EI²OS).

If the expanded intelligent I/O service (EI²OS) has been disabled by interrupt control register (ICR: ISE=0), external interrupt function is enabled and branches to interrupt processing.

If the EI²OS has been enabled, (ICR: ISE=1), DTP function is enabled and automatic data transmission is performed by EI²OS. After performing specified number of data transmission processes, the process branches to interrupt processing.

Table 12-2. DTP/External Interrupt and CAN Wakeup Outline

	External Interrupt	DTP Function
Input pin	5 pins (RX, and INT4 to INT7)	
Interrupt cause	Specify for each pin with detection level setting register (ELVR).	
	Input of "H" level/"L" level/rising edge/falling edge.	Input of "H" level/ "L" level
Interrupt number	#15 (0FH), #24 (18H), #27 (1BH)	
Interrupt control	Enabling or disabling output of interrupt request, using DTP/external interrupt permission register (ENIR).	
Interrupt flag	Retaining interrupt cause with DTP/external interrupt cause register (EIRR).	
Process selection	Disable EI ² OS (ICR: ISE=0)	Enable EI ² OS (ICR: ISE=1)
Process	Branch to external interrupt process	After automatic data transmission by EI ² OS for specified number of times, branch to interrupt process.

12.11 UART Outline

UART is a general-purpose serial data communication interface for synchronous and asynchronous communication using external devices.

- Provided with bi-directional communication function for both clock-synchronous and clock-asynchronous modes.
- Provided with master/slave communication function (multi-processor mode). (Only master side is available.)
- Interrupt request is generated upon completion of reception, completion of transmission and detection of reception error.
- Ready for expanded intelligent service, EI²OS.

Table 12-3. UART Functions

	Description
Data buffer	Full-duplex double buffer
Transmission mode	Clock synchronous (No start/stop bit, no parity bit) Clock asynchronous (start-stop synchronous)
Baud rate	Built-in special-purpose baud-rate generator. Setting is selectable among 8 values. Input of external values is allowed. Use of clock from external timer (16-bit reload timer 0) is allowed.
Data length	7 bits (only asynchronous normal mode) 8 bits
Signaling system	Non Return to Zero (NRZ) system
Reception error detection	Framing error Overrun error Parity error (not detectable in operation mode 1 (multi-processor mode))
Interrupt request	Receive interrupt (reception completed, reception error detected) Transmission interrupt (transmission completed) Ready for expanded intelligent I/O service (EI ² OS) in both transmission and reception
Master/slave communication function (asynchronous, multi-processor mode)	Communication between 1 (master) and n (slaves) are available (usable as master only).

Note: Start/stop bit is not added upon clock-synchronous transmission. Data only is transmitted.

Table 12-4. UART Operation Modes

Operation Mode		Data Length		Synchronization	Stop Bit Length
		With Parity	Without Parity		
0	Asynchronous mode (normal mode)	7-bit or 8-bit		Asynchronous	1- bit or 2-bit *2
1	Multi processor mode	8+1 *1	—	Asynchronous	
2	Synchronous mode	8	—	Synchronous	No

—: Disallowed

1: “+1” is an address/data selection bit used for communication control (bit 11 of SCR1 register: A/D).

2: Only 1 bit is detected as a stop bit on data reception.

12.15 512 Kbit Flash Memory Outline

The following three methods are provided for data writing and deleting on Flash memory:

1. Parallel writer
2. Serial special-purpose writer
3. Writing/deleting by program execution

This section describes "3. Writing/deleting by program execution."

512 Kbit Flash Memory Outline

The 512 Kbit Flash memory is allocated on FF_H bank of CPU memory map. Using the function of Flash memory interface circuit, the memory allows read access and program access from CPU.

Writing/deleting on Flash memory is performed by instruction from CPU via Flash memory interface. Because rewriting is allowed on mounted memory, modifying program and data is performed efficiently.

Features of 512 Kbit Flash Memory

- 128 K words x 8 bits/64 K words x 16 bits (16 K + 8 K + 8 K + 32 K) sector configuration
- Automatic program algorithm (Embedded Algorithm: Similar to MBM29LV200.)
- Built-in deletion pause/deletion resume function
- Detection of completed writing/deleting by data polling and toggle bits.
- Detection of completed writing/deleting by CPU interrupt.
- Deletion is allowed on a sector-by-sector basis (sectors are combined freely).
- Number of writing/deleting operations (minimum): 10,000 times
- Sector protection
- Expanded sector protection
- Temporal sector unprotection

Note: A function of reading manufacture code and device code is not provided. These codes are not accessible by command either.

Flash Memory Writing/Deleting

- Writing and reading data is not allowed simultaneously on the Flash memory.
- Data writing and deleting on the Flash memory is performed by the processes as follows: Make a copy of program on Flash memory onto RAM. Then, execute the program copied on the RAM.

List of Registers and Reset Values in Flash Memory

Flash memory control status register (FMCS)		bit							
		7	6	5	4	3	2	1	0
		0	0	0	X	0	0	0	0
x : Undefined									

Sector Configuration

For access from CPU, SA0 to SA3 are allocated in FF bank register.

Sector Configuration of 512 Kbit Flash Memory

Flash memory	CPU address	Writer address*
SA0 (32 Kbytes)	FF0000H	70000H
	FF7FFFH	77FFFH
SA1 (8 Kbytes)	FF8000H	78000H
	FF9FFFH	79FFFH
SA2 (8 Kbytes)	FFA000H	7A000H
	FFBFFFH	7BFFFH
SA3 (16 Kbytes)	FFC000H	7C000H
	FFFFFFH	7FFFFH

*: "Writer address" is an address equivalent to CPU address, which is used when data is written on Flash memory, using parallel writer. When writing/deleting data with general-purpose writer, the writer address is used for writing and deleting.

13.2 Recommended Operating Conditions


($V_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	V_{CC}	3.5	5.0	5.5	V	Under normal operation
		3.0	—	5.5	V	Retain status of stop operation
	AV_{CC}	4.0	—	5.5	V	*2
Smoothing capacitor	C_S	0.1	—	1.0	μF	*1
Operating temperature	T_A	−40	—	+105	°C	

*1: Use a ceramic capacitor, or a capacitor of similar frequency characteristics. On the V_{CC} pin, use a bypass capacitor that has a larger capacity than that of C_S .
Refer to the following figure for connection of smoothing capacitor C_S .

*2: AV_{CC} is a voltage at which accuracy is guaranteed. AV_{CC} should not exceed V_{CC} .

• C pin connection diagram



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

13.3 DC Characteristics

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	V _{IHS}	CMOS hysteresis input pin	—	0.8 V _{CC}	—	V _{CC} + 0.3	V	
	V _{IHM}	MD input pin	—	V _{CC} – 0.3	—	V _{CC} + 0.3	V	
“L” level input voltage	V _{ILS}	CMOS hysteresis input pin	—	V _{SS} – 0.3	—	0.2 V _{CC}	V	
	V _{ILM}	MD input pin	—	V _{SS} – 0.3	—	V _{SS} + 0.3	V	
“H” level output voltage	V _{OH1}	Pins other than P14 to P17	V _{CC} = 4.5 V, I _{OH} = –4.0 mA	V _{CC} – 0.5	—	—	V	
	V _{OH2}	P14 to P17	V _{CC} = 4.5 V, I _{OH} = –14.0 mA	V _{CC} – 0.5	—	—	V	
“L” level output voltage	V _{OL1}	Pins other than P14 to P17	V _{CC} = 4.5 V, I _{OL} = 4.0 mA	—	—	0.4	V	
	V _{OL2}	P14 to P17	V _{CC} = 4.5 V, I _{OL} = 20.0 mA	—	—	0.4	V	
Input leak current	I _{IL}	All input pins	V _{CC} = 5.5 V, V _{SS} < V _I < V _{CC}	–5	—	+5	μA	
Power supply current*	I _{CC}	V _{CC}	V _{CC} = 5.0 V, Internally operating at 16 MHz, normal operation.	—	25	30	mA	
			V _{CC} = 5.0 V, Internally operating at 16 MHz, writing on Flash memory.	—	45	50	mA	MB90F387/S
			V _{CC} = 5.0 V, Internally operating at 16 MHz, deleting on Flash memory.	—	45	50	mA	MB90F387/S
	I _{CCS}		V _{CC} = 5.0 V, Internally operating at 16 MHz, sleeping.	—	8	12	mA	
	I _{CTS}		V _{CC} = 5.0 V, Internally operating at 2 MHz, transition from main clock mode, in time-base timer mode.	—	0.75	1.0	mA	MB90F387/S
					0.2	0.35		MB90387/S




13.5 A/D Converter

($V_{CC} = AV_{CC} = 4.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $3.0\text{ V} \leq AVR - AV_{SS}$, $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	± 3.0	LSB	
Nonlinear error	—	—	—	—	± 2.5	LSB	
Differential linear error	—	—	—	—	± 1.9	LSB	
Zero transition voltage	V_{OT}	AN0 to AN7	$AV_{SS} - 1.5\text{ LSB}$	$AV_{SS} + 0.5\text{ LSB}$	$AV_{SS} + 2.5\text{ LSB}$	V	1 LSB = $(AVR - AV_{SS}) / 1024$
Full-scale transition voltage	V_{FST}	AN0 to AN7	$AVR - 3.5\text{ LSB}$	$AVR - 1.5\text{ LSB}$	$AVR + 0.5\text{ LSB}$	V	
Compare time	—	—	66 t_{CP}^{*1}	—	—	ns	With 16 MHz machine clock $5.5\text{ V} \geq AV_{CC} \geq 4.5\text{ V}$
			88 t_{CP}^{*1}	—	—	ns	With 16 MHz machine clock $4.5\text{ V} > AV_{CC} \geq 4.0\text{ V}$
Sampling time	—	—	32 t_{CP}^{*1}	—	—	ns	With 16 MHz machine clock $5.5\text{ V} \geq AV_{CC} \geq 4.5\text{ V}$
			128 t_{CP}^{*1}	—	—	ns	With 16 MHz machine clock $4.5\text{ V} > AV_{CC} \geq 4.0\text{ V}$
Analog port input current	I_{AIN}	AN0 to AN7	—	—	10	μA	
Analog input voltage	V_{AIN}	AN0 to AN7	AV_{SS}	—	AVR	V	
Reference voltage	—	AVR	$AV_{SS} + 2.7$	—	AV_{CC}	V	
Power supply current	I_A	AV_{CC}	—	3.5	7.5	mA	
	I_{AH}	AV_{CC}	—	—	5	μA	*2
Reference voltage supplying current	I_R	AVR	—	165	250	μA	
	I_{RH}	AVR	—	—	5	μA	*2
Variation among channels	—	AN0 to AN7	—	—	4	LSB	




*1: Refer to Clock Timing on AC Characteristics.

*2: If A/D converter is not operating, a current when CPU is stopped is applicable ($V_{CC}=AV_{CC}=AVR=5.0\text{ V}$).



(Continued)

(Continued)



17. Major Changes

Spanion Publication Number: DS07-13717-5E

Page	Section	Change Results
4	■ PRODUCT LINEUP	Changed the number of channel of 8/16 bit PPG timer. or one 16-bit channel → or two 16-bit channels
13	■ BLOCK DIAGRAM	Changed the direction of arrow of TIN0, TIN1 signals of 16-bit reload timer. right arrow (output) → left arrow (input)
67	■ ELECTRIC CHARACTERISTICS 4. AC Characteristics (4) UART timing	Changed the value of Serial clock. Serial clock "H" pulse width: $4t_{CP} \rightarrow 2t_{CP}$ Serial clock "L" pulse width: $4t_{CP} \rightarrow 2t_{CP}$

NOTE: Please see "Document History" about later revised information.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.