

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90387spmt-gt-104

Part Number Parameter	MB90F387 MB90F387S	MB90387 MB90387S	MB90V495G			
8/10-bit A/D converter	Number of channels: 8 Resolution: Selectable 10-bit or 8-bit. Conversion time: 6.125 μs (at 16 MHz machine clock, including sampling time) Sequential conversion of two or more successive channels is allowed. (Setting a maximum of 8 channels is allowed.) Single conversion mode: Selected channel is converted only once. Sequential conversion mode: Selected channel is converted repetitively. Halt conversion mode: Conversion of selected channel is stopped and activated alternately.					
UART(SCI)	Number of channels: 1 Clock-synchronous transfer: 62.5 kbps to 2 Mbps Clock-asynchronous transfer: 9,615 bps to 500 kbps Communication is allowed by bi-directional serial communication function and master/slave type connection.					
CAN	Compliant with Ver 2.0A and Ver 2.0B CAN specifications. 8 built-in message buffers. Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock) CAN wake-up					

^{*1:} Settings of DIP switch S2 for using emulation pod MB2145-507. For details, see MB2145-507 Hardware Manual (2.7 Power Pin solely for Emulator).

2. Packages And Product Models

Package	MB90F387, MB90F387S	MB90387, MB90387S
LQA048	\bigcirc	\circ

: Yes x: No

Note: Refer to Package Dimension for details of the package.

3. Product Comparison

Memory Space


When testing with test product for evaluation, check the differences between the product and a product to be used actually. Pay attention to the following points:

- The MB90V495G has no built-in ROM. However, a special-purpose development tool allows the operations as those of one with built-in ROM. ROM capacity depends on settings on a development tool.
- On MB90V495G, an image from FF4000H to FFFFFFH is viewed on 00 bank and an image of FE0000H to FF3FFFH is viewed only on FE bank and FF bank. (Modified on settings of a development tool.)
- On MB90F387/F387S/387/387S, an image from FF4000н to FFFFFFh is viewed on 00 bank and an image of FE0000н to FF3FFFh is viewed only on FF bank.

Document Number: 002-07765 Rev. *A Page 5 of 81

^{*2:} MB90387S, MB90F387S

4. Pin Assignment




5. Pin Description

Pin No.	Pin Name	Circuit Type	Function				
1	AVcc	_	Vcc power input pin for A/D converter.				
2	AVR	_	Power (Vref+) input pin for A/D converter. Use as input for Vcc or lower.				
3 to 10	P50 to P57	Е	General-purpose input/output ports.				
	AN0 to AN7		Functions as analog input pins for A/D converter. Valid when analog input setting "enabled."				
11	P37	D	General-purpose input/output port.				
	ADTG		Function as an external trigger input pin for A/D converter. Use the pin by setting as input port.				
12	P20	D	General-purpose input/output port.				
	TIN0		Function as an event input pin for reload timer 0. Use the pin by setting as input port.				
13	P21	D	General-purpose input/output port.				
	ТОТ0		Function as an event output pin for reload timer 0. Valid only when output setting is "enabled."				
14	P22	D	General-purpose input/output port.				
	TIN1		Function as an event input pin for reload timer 1. Use the pin by setting as input port.				
15	P23	D	General-purpose input/output port.				
	TOT1		Function as an event output pin for reload timer 1. Valid only when output setting is "enabled."				
16 to 19	P24 to P27	D	General-purpose input/output ports.				
	INT4 to INT7		Functions as external interrupt input pins. Use the pins by setting as input port.				
20	MD2	F	Input pin for specifying operation mode. Connect directly to Vss.				
21	MD1	С	Input pin for specifying operation mode. Connect directly to Vcc.				
22	MD0	С	Input pin for specifying operation mode. Connect directly to Vcc.				
23	RST	В	External reset input pin.				
24	Vcc	_	Power source (5 V) input pin.				
25	Vss	_	Power source (0 V) input pin.				
26	O	-	Capacitor pin for stabilizing power source. Connect a ceramic capacitor of approximately 0.1 $\mu\text{F}.$				
27	X0	Α	Pin for high-rate oscillation.				
28	X1	Α	Pin for high-rate oscillation.				
29 to 32	P10 to P13	D	General-purpose input/output ports.				
	IN0 to IN3		Functions as trigger input pins of input capture ch.0 to ch.3. Use the pins by setti as input ports.				
33 to 36	P14 to P17	G	General-purpose input/output ports. High-current output ports.				
	PPG0 to PPG3		Functions as output pins of PPG timers 01 and 23. Valid when output setting is "enabled."				
37	P40	D	General-purpose input/output port.				
	SIN1		Serial data input pin for UART. Use the pin by setting as input port.				
38	P41	D	General-purpose input/output port.				
	SCK1		Serial clock input pin for UART. Valid only when serial clock input/output setting or UART is "enabled."				

Document Number: 002-07765 Rev. *A Page 7 of 81

8. Block Diagram




9. Memory Map

MB90385 series allows specifying a memory access mode "single chip mode."

9.1 Memory Allocation of MB90385

MB90385 series model has 24-bit wide internal address bus and up to 24-bit bus of external address bus. A maximum of 16-Mbyte memory space of external access memory is accessible.

9.2 Memory Map




Note: When internal ROM is operating, F²MC-16LX allows viewing ROM data image on FF bank at upper-level of 00 bank. This function is called "mirroring ROM," which allows effective use of C compiler small model.

F²MC-16LX assigns the same low order 16-bit address to FF bank and 00 bank, which allows referencing table in ROM without specifying "far" using pointer.

For example, when accessing to "00C000H", ROM data at "FFC000H" is accessed actually. However, because ROM area of FF bank exceeds 48 Kbytes, viewing all areas is not possible on 00 bank image. Because ROM data of "FF4000H" to "FFFFFH" is viewed on "004000H" to "00FFFFH" image, store a ROM data table in area "FF4000H" to "FFFFFFH."

Port 3 Pins Block Diagram (general-purpose input/output port)




Port 3 Registers

- Port 3 registers include port 3 data register (PDR3) and port 3 direction register (DDR3).
- The bits configuring the register correspond to port 3 pins on a one-to-one basis.

Relation between Port 3 Registers and Pins

Port Name	Bits of Register and Corresponding Pins								
Port 3	PDR3, DDR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	Corresponding pins	P37	P36*	P35*	-	P33	P32	P31	P30

^{*:} P35 and P36 do not exist on MB90387and MB90F387.



12.6 Watch Timer Outline

The watch timer is a 15-bit free-run counter that increments in synchronization with sub clock.

- Interval time is selectable among 7 choices, and generation of interrupt request is allowed for each interval.
- Provides operation clock to the subclock oscillation stabilizing wait timer and watchdog timer.
- Always uses subclock as a count clock regardless of settings of clock selection register (CKSCR).

Interval Timer Function

- In the watch timer, a bit corresponding to the interval time overflows (carry-over) when an interval time, which is specified by interval time selection bit, is reached. Then overflow flag bit is set (WTC: WTOF=1).
- If an interrupt by overflow is permitted (WTC: WTIE=1), an interrupt request is generated upon setting an overflow flag bit.
- Interval time of watch timer is selectable among the following seven choices:

Interval Time of Watch Timer

Sub Clock Cycle	Interval Time
1/SCLK (122 μs)	28/SCLK (31.25 ms)
	29/SCLK (62.5 ms)
	210/SCLK (125 ms)
	2 ¹¹ /SCLK (250 ms)
	212/SCLK (500 ms)
	213/SCLK (1.0 s)
	214/SCLK (2.0 s)

SCLK: Sub clock frequency

Values in parentheses "()" are calculation when operating with 8.192 kHz clock.

Document Number: 002-07765 Rev. *A Page 37 of 81

12.7 8/16-bit PPG Timer Outline

The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0 and PPG1) that allows outputting pulses of arbitrary cycle and duty cycle. Combination of the two channels allows selection among the following operations:

- 8-bit PPG output 2-channel independent operation mode
- 16-bit PPG output operation mode
- 8-bit and 8-bit PPG output operation mode

MB90385 series device has two 8/16-bit built-in PPG timers. This section describes functions of PPG0/1. PPG2/3 have the same functions as those of PPG0/1.


Functions of 8/16-bit PPG Timer


The 8/16-bit PPG timer is composed of four 8-bit reload register (PRLH0/PRLL0, PRLH1/PRLL1) and two PPG down counters (PCNT0, PCNT1).

- Widths of "H" and "L" in output pulse are specifiable independently. Cycle and duty factor of output pulse is specifiable arbitrarily.
- Count clock is selectable among 6 internal clocks.
- The timer is usable as an interval timer, by generating interrupt requests for each interval.
- The time is usable as a D/A converter, with an external circuit.

Document Number: 002-07765 Rev. *A Page 39 of 81

8/16-bit PPG Timer 0 Block Diagram





12.10 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog input voltage into 8-bit or 10/bit digital value, using the RC-type successive approximation conversion method.

- Input signal is selected among 8 channels of analog input pins.
- Activation trigger is selected among software trigger, internal timer output, and external trigger.

Functions of 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog voltage (input voltage) input to analog input pin into an 8-bit or 10-bit digital value (A/D conversion).


The 8/10-bit A/D converter has the following functions:

- A/D conversion takes a minimum of 6.12 µs* for 1 channel, including sampling time. (A/D conversion)
- Sampling of one channel takes a minimum of 2.0 µs*.
- RC-type successive approximation conversion method, with sample & hold circuit is used for conversion.
- Resolution of either 8 bits or 10 bits is specifiable.
- A maximum of 8 channels of analog input pins are allowed for use.
- Generation of interrupt request is allowed, by storing A/D conversion result in A/D data register.
- Activation of El²OS is allowed upon occurrence of an interrupt request. With use of El²OS, data loss is avoided even if A/D conversion is performed successively.
- An activation trigger is selectable among software trigger, internal timer output, and external trigger (fall edge).
- : When operating with 16 MHz machine clock

8/10-bit A/D Converter Conversion Mode

Conversion Mode	Description
Singular conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function stops.
Sequential conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function resumes from the start channel.
Pausing conversion mode	The A/D conversion is performed by pausing at each channel. Upon completion of A/D conversion on an end channel, A/D conversion and pause functions resume from the start channel.


Document Number: 002-07765 Rev. *A Page 45 of 81




12.14 ROM Mirror Function Selection Module Outline

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

ROM Mirror Function Selection Module Block Diagram



FF Bank Access by ROM Mirror Function



13.5 A/D Converter

(Vcc = AVcc = 4.0 V to 5.5 V, Vss = AVss = 0.0 V, 3.0 V \leq AVR - AVss, T_A = $-40~^{\circ}C$ to $+105~^{\circ}C$)

Parameter	Symbol	Pin Name	Value				Remarks
Parameter	Syllibol	Fili Naille	Min	Тур	Max	Unit	Remarks
Resolution	_	_	_	- 10		bit	
Total error	_	_	_	_	± 3.0	LSB	
Nonlinear error	_	_	_	_	± 2.5	LSB	
Differential linear error	_	-	_	_	± 1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	1 LSB = (AVR - AVss) / 1024
Full-scale transition voltage	V _{FST}	AN0 to AN7	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	V	
Compare time	-	_	66 t _{CP} *1	-	-	ns	With 16 MHz machine clock 5.5 V ≥ AVcc ≥ 4.5 V
			88 tcp *1	-	_	ns	With 16 MHz machine clock 4.5 V > AVcc ≥ 4.0 V
Sampling time	-	-	32 tcp *1	-	_	ns	With 16 MHz machine clock 5.5 V ≥ AVcc ≥ 4.5 V
			128 tcp *1	-	_	ns	With 16 MHz machine clock 4.5 V > AVcc ≥ 4.0 V
Analog port input current	lain	AN0 to AN7	-	-	10	μА	
Analog input voltage	Vain	AN0 to AN7	AVss	-	AVR	V	
Reference voltage	_	AVR	AVss + 2.7	_	AVcc	V	
Power supply current	lΑ	AVcc	_	3.5	7.5	mA	
	Іан	AVcc	_	_	5	μΑ	*2
Reference voltage	IR	AVR	_	165	250	μΑ	
supplying current	IRH	AVR	_	_	5	μΑ	*2
Variation among channels	-	AN0 to AN7	-	-	4	LSB	

^{*1:} Refer to Clock Timing on AC Characteristics.

Document Number: 002-07765 Rev. *A Page 67 of 81

^{*2:} If A/D converter is not operating, a current when CPU is stopped is applicable (Vcc=AVcc=AVR=5.0 V).


13.7 Notes on A/D Converter Section

Use the device with external circuits of the following output impedance for analog inputs:

Recommended output impedance of external circuits are: Approx. 3.9 k Ω or lower (4.5 V \leq AVcc \leq 5.5 V) (sampling period=2.00 μ s at 16 MHz machine clock), Approx. 11 k Ω or lower (4.0 V \leq AVcc < 4.5 V) (sampling period=8.0 μ s at 16 MHz machine clock).

If an external capacitor is used, in consideration of the effect by tap capacitance caused by external capacitors and on-chip capacitors, capacitance of the external one is recommended to be several thousand times as high as internal capacitor.

If output impedance of an external circuit is too high, a sampling period for an analog voltage may be insufficient.



About errors

As [AVR-AVss] become smaller, values of relative errors grow larger.


13.8 Flash Memory Program/Erase Characteristics


Parameter	Conditions		Value		Unit	Remarks
Parameter	Conditions	Min	Тур	Max	Offic	Remarks
Sector erase time	$T_A = +25 ^{\circ}C$ Vcc = 5.0 V	-	1	15	s	Excludes 00H programming prior to erasure
Chip erase time		-	4	_	s	Excludes 00H programming prior to erasure
Word (16-bit width) programming time		-	16	3,600	μS	Except for the over head time of the system
Program/Erase cycle	_	10,000	-	-	cycle	
Flash Data Retention Time	Average T _A = + 85 °C	20	-	-	Year	*


^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C).

Document Number: 002-07765 Rev. *A Page 70 of 81












MB90387










(Continued)









Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall indemnify and hold Cypress harmless from and against all claims,

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07765 Rev. *A Revised February 5, 2018 Page 81 of 81