



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Operating Temperature	-40°C ~ 105°C (TA)
Oscillator Type	External
Data Converters	A/D 8x8/10b
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
RAM Size	2K x 8
EEPROM Size	- ·
Program Memory Type	Mask ROM
Program Memory Size	64KB (64K x 8)
Number of I/O	36
Peripherals	POR, WDT
Connectivity	CANbus, SCI, UART/USART
Speed	16MHz
Core Size	16-Bit
Core Processor	F ² MC-16LX
Product Status	Active

16-bit Microcontrollers F2MC-16LX MB90385 Series

MB90385 series devices are general-purpose high-performance 16-bit micro controllers designed for process control of consumer products, which require high-speed real-time processing. The devices of this series have the built-in full-CAN interface.

The system, inheriting the architecture of F²MC family, employs additional instruction ready for high-level languages, expanded addressing mode, enhanced multiply-divide instructions, and enriched bit-processing instructions. Furthermore, employment of 32-bit accumulator achieves processing of long-word data (32 bits).

The peripheral resources of MB90385 series include the following:

8/10-bit A/D converter, UART (SCI), 8/16-bit PPG timer, 16-bit input-output timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

Features

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 4 times of oscillation clock (for 4-MHz oscillation clock, 4 MHz to 16 MHz).
- Operation by sub-clock (8.192 kHz) is allowed. (MB90387, MB90F387)
- Minimum execution time of instruction: 62.5 ns (when operating with 4-MHz oscillation clock, and 4-time multiplied PLL clock).

16 Mbyte CPU memory Space

■ 24-bit internal addressing

Instruction System Best Suited to Controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

Instruction System Compatible with High-level Language (C language) and Multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

Increased Processing Speed

■ 4-byte instruction queue

Powerful Interrupt Function with 8 Levels and 34 Factors

Automatic Data Transfer Function Independent of CPU

■ Expanded intelligent I/O service function (EI² OS): Maximum of 16 channels

Low Power Consumption (standby) Mode

■ Sleep mode (a mode that halts CPU operating clock)

- Time-base timer mode (a mode that operates oscillation clock, sub clock, time-base timer and watch timer only)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

Process

■ CMOS technology

I/O Port

■ General-purpose input/output port (CMOS output):

MB90387, MB90F387: 34 ports (including 4 high-current output ports)

MB90387S, MB90F387S: 36 ports (including 4 high-current output ports)

Timer

- Time-base timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit x 4 channels, or 16-bit x 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
 - 16-bit free run timer: 1 channel
 - □ 16-bit input capture: (ICU): 4 channels

Interrupt request is issued upon latching a count value of 16-bit free run timer by detection of an edge on pin input.

CAN Controller: 1 channel

- Compliant with Ver2.0A and Ver2.0B CAN specifications
- 8 built-in message buffers
- Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock)
- CAN wake-up

UART (SCI): 1 channel

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

DTP/External Interrupt: 4 channels, CAN wakeup: 1channel

■ Module for activation of expanded intelligent I/O service (El²OS), and generation of external interrupt.

Delay Interrupt Generator Module

■ Generates interrupt request for task switching.

8/10-bit A/D Converter: 8 channels


- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 6.125 µs (at 16 MHz machine clock, including sampling time)

Program Patch Function

■ Address matching detection for 2 address pointers.

Document Number: 002-07765 Rev. *A Page 2 of 81

4. Pin Assignment




11. Interrupt Sources, Interrupt Vectors, And Interrupt Control Registers

Intermed Course	El²OS	I	nterrup	t Vector	Vector Interrupt Control Register			
Interrupt Source	Readiness	Nur	nber	Address	ICR	Address	Priority*3	
Reset	×	#08	08н	FFFFDCH	-	-	High	
INT 9 instruction	×	#09	09н	FFFFD8 _H	-	_	↑	
Exceptional treatment	×	#10	0Ан	FFFFD4 _H	-	_		
CAN controller reception completed (RX)	,	#11	0Вн	FFFFD0 _H	ICR00	0000В0н*1		
CAN controller transmission completed (TX) / Node status transition (NS)	,	#12	0Сн	FFFFCC _H				
Reserved	×	#13	0Дн	FFFFC8 _H	ICR01	0000В1н		
Reserved	×	#14	0Ен	FFFFC4 _H				
CAN wakeup	Δ	#15	0Fн	FFFFC0 _H	ICR02	0000В2н*1		
Time-base timer	×	#16	10н	FFFFBCH	-			
16-bit reload timer 0	Δ	#17	11н	FFFFB8 _H	ICR03	0000ВЗн*1		
8/10-bit A/D converter	Δ	#18	12н	FFFFB4 _H				
16-bit free-run timer overflow	Δ	#19	13н	FFFFB0 _H	ICR04	0000В4н*1		
Reserved	×	#20	14н	FFFFACH				
Reserved	×	#21	15н	FFFFA8 _H	ICR05	0000В5н*1		
PPG timer ch0, ch1 underflow	,	#22	16н	FFFFA4 _H				
Input capture 0-input	Δ	#23	17н	FFFFA0 _H	ICR06	0000B6н*1		
External interrupt (INT4/INT5)	Δ	#24	18н	FFFF9C _H				
Input capture 1-input	Δ	#25	19н	FFFF98 _H	ICR07	0000В7н*2		
PPG timer ch2, ch3 underflow	,	#26	1Ан	FFFF94 _H				
External interrupt (INT6/INT7)	Δ	#27	1Вн	FFFF90 _H	ICR08	0000В8н*1		
Watch timer	Δ	#28	1Сн	FFFF8C _H				
Reserved	×	#29	1Dн	FFFF88 _H	ICR09	0000В9н*1		
Input capture 2-input Input capture 3-input	,	#30	1Ен	FFFF84 _H]			
Reserved	×	#31	1Fн	FFFF80 _H	ICR10	0000ВАн*1	1	
Reserved	×	#32	20н	FFFF7C _H				
Reserved	×	#33	21н	FFFF78 _H	ICR11	0000BB _H *1		
Reserved	×	#34	22н	FFFF74 _H				
Reserved	×	#35	23н	FFFF70 _H	ICR12	0000ВСн*1	→	
16-bit reload timer 1	0	#36	24н	FFFF6C _H			Low	

Document Number: 002-07765 Rev. *A Page 21 of 81

Port 3 Pins Block Diagram (general-purpose input/output port)



Port 3 Registers

- Port 3 registers include port 3 data register (PDR3) and port 3 direction register (DDR3).
- The bits configuring the register correspond to port 3 pins on a one-to-one basis.

Relation between Port 3 Registers and Pins

Port Name	Bits of Register and Corresponding Pins								
Port 3	PDR3, DDR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	Corresponding pins	P37	P36*	P35*	-	P33	P32	P31	P30

^{*:} P35 and P36 do not exist on MB90387and MB90F387.

12.3 Watchdog Timer

The watchdog timer is a 2-bit counter that uses time-base timer or watch timer as count clock. If the counter is not cleared within an interval time, CPU is reset.

Watchdog Timer Functions

- The watchdog timer is a timer counter that prevents runaway of a program. Once a watchdog timer is activated, the counter of watchdog timer must always be cleared within a specified time of interval. If specified interval time elapses without clearing the counter of a watchdog timer, CPU resetting occurs. This is the function of a watchdog timer.
- The interval time of a watchdog timer is determined by a clock cycle, which is input as a count clock. Watchdog resetting occurs between a minimum time and a maximum time specified.
- The output target of a clock source is specified by the watchdog clock selection bit (WTC: WDCS) in the watch timer control register.
- Interval time of a watchdog timer is specified by the time-base timer output selection bit / watch timer output selection bit (WDTC: WT1, WT0) in the watchdog timer control register.

Interval Timer of Watchdog Timer


Min	Max	Clock Cycle	Min	Max	Clock Cycle
Approx. 3.58 ms	Approx. 4.61 ms	(2 ¹⁴ ±2 ¹¹) /HCLK	Approx. 0.457 s	Approx. 0.576 s	(2 ¹² ±2 ⁹) /SCLK
Approx. 14.33 ms	Approx. 18.3 ms	(2 ¹⁶ ±2 ¹³) /HCLK	Approx. 3.584 s	Approx. 4.608 s	(2 ¹⁵ ±2 ¹²) /SCLK
Approx. 57.23 ms	Approx. 73.73 ms	(2 ¹⁸ ±2 ¹⁵) /HCLK	Approx. 7.168 s	Approx. 9.216 s	(2 ¹⁶ ±2 ¹³) /SCLK
Approx. 458.75 ms	Approx. 589.82 ms	(2 ²¹ ±2 ¹⁸) /HCLK	Approx. 14.336 s	Approx. 18.432 s	(2 ¹⁷ ±2 ¹⁴) /SCLK

HCLK: Oscillation clock (4 MHz), CSCLK: Sub clock (8.192 kHz)


Notes:

- If the time-base timer is cleared when watchdog timer count clock is used as time base timer output (carry-over signal), watchdog reset time may become longer.
- When using the sub clock as machine clock, be sure to specify watchdog timer clock source selection bit (WDCS) in watch timer control register (WTC) at "0," selecting output of watch timer.

Document Number: 002-07765 Rev. *A Page 30 of 81







Actual interrupt request number of watch timer is as follows:

Interrupt request number: #28 (1CH)

Watch Timer Counter

A 15-bit up counter that uses sub clock (SCLK) as a count clock.

Counter Clear Circuit

A circuit that clears the watch timer counter.

12.8 Delay Interrupt Generation Module Outline

The delay interrupt generation module is a module that generates interrupts for switching tasks. Generation of a hardware interrupt request is performed by software.


Delay Interrupt Generation Module Outline

Using the delay interrupt generation module, hardware interrupt request is generated and released by software.

Table 12-1. Delay Interrupt Generation Module Outline

	Function and Control
Cause of interrupt	Set "1" in R0 bit of delay interrupt request generation/release register (DIRR: R0=1), generating an interrupt request. Set "0" in R0 bit of delay interrupt request generation/release register (DIRR: R0=0), releasing an interrupt request.
Interrupt number	#42 (2Ан)
Interrupt control	No setting of permission register is provided.
Interrupt flag	Retained in DIRR: R0 bit
El ² OS	Not ready for expanded intelligent I/O service.

Delay Interrupt Generation Module Block Diagram



Interrupt Request Latch

A latch that retains settings on delay interrupt request generation/release register (generation or release of delay interrupt request).

Delay Interrupt Request Generation/Release Register (DIRR)

Generates or releases delay interrupt request.

Interrupt Number

An interrupt number used in delay interrupt generation module is as follows:

Interrupt number: #42 (2AH)

12.10 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog input voltage into 8-bit or 10/bit digital value, using the RC-type successive approximation conversion method.

- Input signal is selected among 8 channels of analog input pins.
- Activation trigger is selected among software trigger, internal timer output, and external trigger.

Functions of 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog voltage (input voltage) input to analog input pin into an 8-bit or 10-bit digital value (A/D conversion).


The 8/10-bit A/D converter has the following functions:

- A/D conversion takes a minimum of 6.12 µs* for 1 channel, including sampling time. (A/D conversion)
- Sampling of one channel takes a minimum of 2.0 µs*.
- RC-type successive approximation conversion method, with sample & hold circuit is used for conversion.
- Resolution of either 8 bits or 10 bits is specifiable.
- A maximum of 8 channels of analog input pins are allowed for use.
- Generation of interrupt request is allowed, by storing A/D conversion result in A/D data register.
- Activation of El²OS is allowed upon occurrence of an interrupt request. With use of El²OS, data loss is avoided even if A/D conversion is performed successively.
- An activation trigger is selectable among software trigger, internal timer output, and external trigger (fall edge).
- : When operating with 16 MHz machine clock

8/10-bit A/D Converter Conversion Mode

Conversion Mode	Description
Singular conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function stops.
Sequential conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function resumes from the start channel.
Pausing conversion mode	The A/D conversion is performed by pausing at each channel. Upon completion of A/D conversion on an end channel, A/D conversion and pause functions resume from the start channel.


Document Number: 002-07765 Rev. *A Page 45 of 81




12.14 ROM Mirror Function Selection Module Outline

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

ROM Mirror Function Selection Module Block Diagram



FF Bank Access by ROM Mirror Function



Sector Configuration of 512 Kbit Flash Memory

Flash memory	CPU address	Writer address*
	FF0000H	70000н
SA0 (32 Kbytes)		
	FF7FFFH	77FFFн
	FF8000H	78000н
SA1 (8 Kbytes)		
	FF9FFFH	79FFFн
	FFA000H	7А000н
SA2 (8 Kbytes)		
	FFBFFFH	7BFFFн
	FFC000H	7С000н
SA3 (16 Kbytes)		
	FFFFFFH	7FFFFH

^{*: &}quot;Writer address" is an address equivalent to CPU address, which is used when data is written on Flash memory, using parallel writer. When writing/deleting data with general-purpose writer, the writer address is used for writing and deleting.

Document Number: 002-07765 Rev. *A Page 54 of 81

13. Electrical Characteristics

13.1 Absolute Maximum Rating

Donomotor	Comple of	Ra	ting	Unit	Domonico
Parameter	Symbol	Min	Min Max		Remarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6.0	V	
	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc*2
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR*2
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	*3
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*3
Maximum clamp current	ICLAMP	- 2.0	+ 2.0	mA	*7
Total maximum clamp current	Σ ICLAMP	_	20	mA	*7
"L" level maximum output current	lo _{L1}	_	15	mA	Normal output*4
	lol2	_	40	mA	High-current output*4
"L" level average output current	lolav1	_	4	mA	Normal output*5
	lolav2	_	30	mA	High-current output*5
"L" level maximum total output current	Σ lol1	_	125	mA	Normal output
	Σlol2	_	160	mA	High-current output
"L" level average total output current	Σ l olav1	_	40	mA	Normal output*6
	Σ l olav2	_	40	mA	High-current output*6
"H" level maximum output current	Іон1	_	-15	mA	Normal output*4
	І он2	_	-40	mA	High-current output*4
"H" level average output current	Iohav1	_	-4	mA	Normal output*5
	IOHAV2	_	-30	mA	High-current output*5
"H" level maximum total output current	ΣІон1	_	-125	mA	Normal output
	ΣІон2	_	-160	mA	High-current output
"H" level average total output current	ΣΙομαν1	_	-40	mA	Normal output*6
	ΣΙομαν2	_	-40	mA	High-current output*6
Power consumption	PD	_	245	mW	
Operating temperature	TA	-40	+105	°C	
Storage temperature	Tstg	-55	+150	°C	

^{*1:} The parameter is based on Vss = AVss = 0.0 V.

*7

Document Number: 002-07765 Rev. *A Page 55 of 81

^{*2:} AVcc and AVR should not exceed Vcc.

^{*3:} V_I and V_O should not exceed Vcc + 0.3 V. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

^{*4:} A peak value of an applicable one pin is specified as a maximum output current.

^{*5:} An average current value of an applicable one pin within 100 ms is specified as an average output current. (Average value is found by multiplying operating current by operating rate.)

^{*6:} An average current value of all pins within 100 ms is specified as an average total output current. (Average value is found by multiplying operating current by operating rate.)

Applicable to pins: P10 to P17, P20 to P27, P30 to P33, P35*, P36*, P37, P40 to P44, P50 to P57
 *: P35 and P36 are MB90387S and MB90F387S only.

MB90387/387S/F387/F387S MB90V495G

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40 °C to +105 °C)

Doromotor	Cumbal	Pin Name	Conditions		Value		Unit	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
Power supply current*	Iccl	Vcc	Vcc = 5.0 V, Internally operating at 8 kHz, subclock operation,	_	0.3	1.2	mA	MB90F387/S
ourront			T _A = + 25°C	_	40	100	μА	MB90387/S
	IccLs		Vcc = 5.0 V, Internally operating at 8 kHz, subclock, sleep mode, T _A = + 25°C	_	10	30	μА	
	Ісст		Vcc = 5.0 V, Internally operating at 8 kHz, watch mode, $T_A = + 25^{\circ}\text{C}$	_	8	25	μА	
	Іссн		Stopping, T _A = + 25°C	_	5	20	μА	
Input capacity	Cin	Other than AVcc, AVss, AVR, C, Vcc, Vss	-	_	5	15	pF	
Pull-up resistor	Rup	RST	_	25	50	100	kΩ	
Pull-down resistor	RDOWN	MD2	_	25	50	100	kΩ	Flash product is not provided with pull-down resistor.

^{*:} Test conditions of power supply current are based on a device using external clock.

Document Number: 002-07765 Rev. *A Page 59 of 81


13.7 Notes on A/D Converter Section

Use the device with external circuits of the following output impedance for analog inputs:

Recommended output impedance of external circuits are: Approx. 3.9 k Ω or lower (4.5 V \leq AVcc \leq 5.5 V) (sampling period=2.00 μ s at 16 MHz machine clock), Approx. 11 k Ω or lower (4.0 V \leq AVcc < 4.5 V) (sampling period=8.0 μ s at 16 MHz machine clock).

If an external capacitor is used, in consideration of the effect by tap capacitance caused by external capacitors and on-chip capacitors, capacitance of the external one is recommended to be several thousand times as high as internal capacitor.

If output impedance of an external circuit is too high, a sampling period for an analog voltage may be insufficient.



About errors


As [AVR-AVss] become smaller, values of relative errors grow larger.


13.8 Flash Memory Program/Erase Characteristics


Parameter	Conditions		Value		Unit	Remarks
Parameter	Conditions	Min	Тур	Max	Offic	Remarks
Sector erase time	$T_A = +25 ^{\circ}C$ Vcc = 5.0 V	-	1	15	s	Excludes 00H programming prior to erasure
Chip erase time		-	4	_	s	Excludes 00H programming prior to erasure
Word (16-bit width) programming time		-	16	3,600	μS	Except for the over head time of the system
Program/Erase cycle	-	10,000	-	-	cycle	
Flash Data Retention Time	Average T _A = + 85 °C	20	_	_	Year	*

^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C).

Document Number: 002-07765 Rev. *A Page 70 of 81








(Continued)

15. Ordering Information

Part Number	Package	Remarks
MB90F387PMT MB90387PMT MB90F387SPMT MB90387SPMT	48-pin plastic LQFP (LQA048)	

16. Package Dimension



SYMBOL	DIN	/ENSIO	NS		
STIVIBUL	MIN.	NOM.	MAX.		
Α	_		1.70		
A1	0.00	_	0.20		
b	0.15		0.27		
С	0.09	_	0.20		
D	9	.00 BS	0		
D1	7	.00 BS0	0		
е	0	.50 BS0	0		
E	9	.00 BS	0		
E1	7.00 BSC				
L	0.45	0.60	0.75		
L1	0.30	0.50	0.70		
θ	0°	_	8°		

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ⚠ TO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 **

PACKAGE OUTLINE, 48 LEAD LQFP 7.0X7.0X1.7 MM LQA048 REV**

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB** Controllers cypress.com/usb Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall indemnify and hold Cypress harmless from and against all claims,

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07765 Rev. *A Revised February 5, 2018 Page 81 of 81