

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90387spmt-gt-106

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


## 1. Product Lineup


Parameter	Part Number	MB90F387 MB90F387S	MB90387 MB90387S	MB90V495G			
Classification		Flash ROM	Mask ROM	Evaluation product			
ROM capacity		64 Kby	tes	-			
RAM capacity		2 Kbyt	es	6 Kbytes			
Process			CMOS	1			
Package		LQFP-48 (pin pit	ch 0.50 mm)	PGA-256			
Operating power	supply voltage	3.5 V to 5	5.5 V	4.5 V to 5.5 V			
Special power su emulator*1	ipply for	-		None			
CPU functions		Number of basic instructions Instruction bit length Instruction length Data bit length	: 351 instructions : 8 bits and 16 bits : 1 byte to 7 bytes : 1 bit, 8 bits, 16 bits				
		Minimum instruction execution ti					
		Interrupt processing time: 1.5 µs					
Low power const (standby) mode	umption	Sleep mode / Watch mode / Time	e-base timer mode / Stop mo	ode / CPU intermittent			
I/O port		General-purpose input/output ports (CMOS output): 34 ports (36 ports*2) including 4 high-current output ports (P14 to P17)					
Time-base timer		18-bit free-run counter Interrupt cycle: 1.024 ms, 4.096 ms, 16.834 ms, 131.072 ms (with oscillation clock frequency at 4 MHz)					
Watchdog timer		Reset generation cycle: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (with oscillation clock frequency at 4 MHz)					
16-bit input/ output timer	16-bit free-run timer	Number of channels: 1 Interrupt upon occurrence of overflow					
	Input capture	Number of channels: 4 Retaining free-run timer value se	t by pin input (rising edge, fall	ing edge, and both edges)			
16-bit reload time	P.	Number of channels: 2 16-bit reload timer operation Count clock cycle: 0.25 μs, 0.5 μs, 2.0 μs (at 16-MHz machine clock frequency) External event count is allowed.					
Watch timer		15-bit free-run counter Interrupt cycle: 31.25 ms, 62.5 ms, 12 ms, 250 ms, 500 ms, 1.0 s, 2.0 s (with 8.192 kHz sub clock)					
8/16-bit PPG tim	er	Number of channels: 2 (four 8-bi PPG operation is allowed with fo Outputting pulse wave of arbitrar Count clock: 62.5 ns to 1 $\mu$ s (with 16 MHz machine clock)	ur 8-bit channels or two 16-b	ut channels.			
Delay interrupt g	enerator module	Interrupt generator module for task switching. Used for realtime OS.					
DTP/External inte	errupt	Number of inputs: 4 Activated by rising edge, falling edge, "H" level or "L" level input. External interrupt or expanded intelligent I/O service (EI <sup>2</sup> OS) is available.					

# 10. I/O Map

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
00000н		(Reserve	ed area) *		
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB
00003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXB
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXXB
000006н to 000010н		(Reserve	ed area) *		
000011н	DDR1	Port 1 direction data register	R/W	Port 1	0000000в
000012н	DDR2	Port 2 direction data register	R/W	Port 2	0000000в
000013н	DDR3	Port 3 direction data register	R/W	Port 3	000Х0000в
000014н	DDR4	Port 4 direction data register	R/W	Port 4	ХХХ00000в
000015н	DDR5	Port 5 direction data register	R/W	Port 5	0000000в
000016н to 00001Ан		(Reserve	ed area) *		
00001Bн	ADER	Analog input permission register	R/W	8/10-bit A/D converter	11111111в
00001Cнto 000025н		(Reserve	ed area) *		
000026н	SMR1	Serial mode register 1	R/W	UART1	0000000в
000027н	SCR1	Serial control register 1	R/W, W		00000100в
000028н	SIDR1/ SODR1	Serial input data register 1/ Serial output data register 1	R, W		XXXXXXXXB
000029н	SSR1	Serial status data register 1	R, R/W		00001000в
00002Ан		(Reserve	ed area) *		
00002Вн	CDCR1	Communication prescaler control register 1	R/W	UART1	0ХХХ0000в
00002Cнto 00002Fн		(Reserve	ed area) *		·
000030н	ENIR	DTP/External interrupt permission register	R/W	DTP/External interrupt	0000000в
000031н	EIRR	DTP/External interrupt permission register	R/W		XXXXXXXXB
000032н	ELVR	Detection level setting register	R/W	1	0000000в
000033н			R/W	1	0000000в
000034н	ADCS	A/D control status register	R/W	8/10-bit A/D	0000000в
000035н			R/W, W	converter	0000000в
000036н	ADCR	A/D data register	W, R	1	XXXXXXXXB
000037н			R	1	00101XXXв

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value	
000083н		(Reserve	ed area) *			
000084н	TCANR	Send cancel register	W CAN controller		0000000в	
000085н						
000086н	TCR	Send completion register	R/W	CAN controller	0000000в	
000087н		(Reserve	ed area) *			
000088н	RCR	Receive completion register	R/W	CAN controller	0000000в	
000089н		(Reserve	ed area) *			
00008Ан	RRTRR	Receive RTR register	R/W	CAN controller	0000000в	
00008Вн		(Reserve	ed area) *			
00008Сн	ROVRR	Receive overrun register	R/W	CAN controller	0000000в	
00008Dн		(Reserve	ed area) *			
00008Eн	RIER	Receive completion interrupt permission register	R/W	CAN controller	0000000в	
00008Fн to 00009Dн		(Reserv	ed area) *			
00009Eн	PACSR	Address detection control register	R/W	Address matching detection function	0000000в	
00009Fн	DIRR	Delay interrupt request generation/ release register	R/W	Delay interrupt generation module	XXXXXXX0B	
0000А0н	LPMCR	Lower power consumption mode control register	W,R/W	Lower power consumption mode	00011000в	
0000A1н	CKSCR	Clock selection register	R,R/W	Clock	11111100в	
0000A2н to 0000A7н		(Reserv	ed area) *			
0000A8н	WDTC	Watchdog timer control register	R,W	Watchdog timer	XXXXX111 <sub>B</sub>	
0000A9н	TBTC	Time-base timer control register	R/W,W	Time-base timer	1XX00100в	
0000ААн	WTC	Watch timer control register	R,R/W	Watch timer	1Х001000в	
0000ABн to 0000ADн		(Reserv	ed area) *	·		
0000AEн	FMCS	Flash memory control status register	R,W,R/W	512k-bit Flash memory	000X0000 <sub>B</sub>	
0000AFн		(Reserv	ed area) *	. 1		





### **Port 2 Registers**

- Port 2 registers include port 2 data register (PDR2) and port 2 direction register (DDR2).
- The bits configuring the register correspond to port 2 pins on a one-to-one basis.

### **Relation between Port 2 Registers and Pins**

Port Name	Bits of Register and Corresponding Pins								
Port 2	PDR2,DDR2	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	Corresponding pins	P27	P26	P25	P24	P23	P22	P21	P20

### 12.3 Watchdog Timer

The watchdog timer is a 2-bit counter that uses time-base timer or watch timer as count clock. If the counter is not cleared within an interval time, CPU is reset.

#### Watchdog Timer Functions

- The watchdog timer is a timer counter that prevents runaway of a program. Once a watchdog timer is activated, the counter of watchdog timer must always be cleared within a specified time of interval. If specified interval time elapses without clearing the counter of a watchdog timer, CPU resetting occurs. This is the function of a watchdog timer.
- The interval time of a watchdog timer is determined by a clock cycle, which is input as a count clock. Watchdog resetting occurs between a minimum time and a maximum time specified.
- The output target of a clock source is specified by the watchdog clock selection bit (WTC: WDCS) in the watch timer control register.
- Interval time of a watchdog timer is specified by the time-base timer output selection bit / watch timer output selection bit (WDTC: WT1, WT0) in the watchdog timer control register.

Min	Мах	Clock Cycle	Min	Max	Clock Cycle
Approx. 3.58 ms	Approx. 4.61 ms	(2 <sup>14</sup> ±2 <sup>11</sup> ) /HCLK	Approx. 0.457 s	Approx. 0.576 s	(2 <sup>12</sup> ±2 <sup>9</sup> ) /SCLK
Approx. 14.33 ms	Approx. 18.3 ms	(2 <sup>16</sup> ±2 <sup>13</sup> ) /HCLK	Approx. 3.584 s	Approx. 4.608 s	(2 <sup>15</sup> ±2 <sup>12</sup> ) /SCLK
Approx. 57.23 ms	Approx. 73.73 ms	(2 <sup>18</sup> ±2 <sup>15</sup> ) /HCLK	Approx. 7.168 s	Approx. 9.216 s	(2 <sup>16</sup> ±2 <sup>13</sup> ) /SCLK
Approx. 458.75 ms	Approx. 589.82 ms	(2 <sup>21</sup> ±2 <sup>18</sup> ) /HCLK	Approx. 14.336 s	Approx. 18.432 s	(2 <sup>17</sup> ±2 <sup>14</sup> ) /SCLK

#### Interval Timer of Watchdog Timer

HCLK: Oscillation clock (4 MHz), CSCLK: Sub clock (8.192 kHz)

#### Notes:

- If the time-base timer is cleared when watchdog timer count clock is used as time base timer output (carry-over signal), watchdog reset time may become longer.
- When using the sub clock as machine clock, be sure to specify watchdog timer clock source selection bit (WDCS) in watch timer control register (WTC) at "0," selecting output of watch timer.

#### Watchdog timer control register(WDTC) Watch timer control register (WTC) WRST ERST SRST WTE WT1 WT0 PONR \_\_\_\_ WDCS Watchdog timer 2, Activate Reset occurs \_ Counter Watchdog Shift to sleep mode -----2-bit Internal reset Count clock reset clear control Shift to time-base counter - 6 generation generation selector circuit timer mode circuit circuit Shift to watch mode Clear Shift to stop mode 4 4 Time-base timer counter Main clock $\times 2^2$ × 28 × 29 × 210 × 211 × 2<sup>12</sup> × 2<sup>13</sup> × 2<sup>14</sup> $\times 2^1$ × 215 × 216 × 2<sup>17</sup> $\times 2^{18}$ (dividing HCLK by 2) Watch counter Sub clock $\times 2^2$ × 2<sup>5</sup> $\times 2^{6}$ × 2<sup>8</sup> × 2<sup>9</sup> × 2<sup>10</sup> × 2<sup>11</sup> × 2<sup>12</sup> × 2<sup>13</sup> × 2<sup>14</sup> × 2<sup>15</sup> $\times 2^{1}$ $\times 2^7$ . SCLK HCLK: Oscillation clock SCLK: Sub clock

#### Watchdog Timer Block Diagram

### 12.6 Watch Timer Outline

The watch timer is a 15-bit free-run counter that increments in synchronization with sub clock.

- Interval time is selectable among 7 choices, and generation of interrupt request is allowed for each interval.
- Provides operation clock to the subclock oscillation stabilizing wait timer and watchdog timer.
- Always uses subclock as a count clock regardless of settings of clock selection register (CKSCR).

#### **Interval Timer Function**

- In the watch timer, a bit corresponding to the interval time overflows (carry-over) when an interval time, which is specified by interval time selection bit, is reached. Then overflow flag bit is set (WTC: WTOF=1).
- If an interrupt by overflow is permitted (WTC: WTIE=1), an interrupt request is generated upon setting an overflow flag bit.
- Interval time of watch timer is selectable among the following seven choices:


### Interval Time of Watch Timer

Sub Clock Cycle	Interval Time
1/SCLK (122 μs)	2 <sup>8</sup> /SCLK (31.25 ms)
	2º/SCLK (62.5 ms)
	2 <sup>10</sup> /SCLK (125 ms)
	2 <sup>11</sup> /SCLK (250 ms)
	2 <sup>12</sup> /SCLK (500 ms)
	2 <sup>13</sup> /SCLK (1.0 s)
	2 <sup>14</sup> /SCLK (2.0 s)

#### SCLK: Sub clock frequency

Values in parentheses "()" are calculation when operating with 8.192 kHz clock.

8/16-bit PPG Timer 1 Block Diagram



### 12.12 CAN Controller

The Controller Area Network (CAN) is a serial communication protocol compliant with CANVer2.0A and Ver2.0B. The protocol allows data transmission and reception in both standard frame format and expanded frame format.

### Features of CAN Controller

- CAN controller format is compliant with CANVer2.0A and Ver2.0B.
- The protocol allows data transmission and reception in standard frame format and expanded frame format.
- Automatic transmission of data frame by remote frame reception is allowed.
- Baud rate ranges from 10 kbps to 1 Mbps (with 16-MHz machine clock).


#### Table 12-5. Data Transmission Baud Rate


Machine Clock	Baud Rate (Max)
16 MHz	1 Mbps
12 MHz	1 Mbps
8 MHz	1 Mbps
4 MHz	500 kbps
2 MHz	250 kbps

- Provided with 8 transmission/reception message buffers.
- Transmission/reception is allowed at ID 11 bit in standard format, and at ID 29 bit in expanded frame format.
- Specifying 0 byte to 8 bytes is allowed in message data.
- Multi-level message buffer configuration is allowed.
- CAN controller has two built-in acceptance masks. Mask settings are independently allowed for the two acceptance masks on reception IDs.
- The two acceptance masks allow reception in standard frame format and expanded frame format.
- For types of masking, all-bit comparison, all-bit masking, and partial masking with acceptance mask register 0/1, are specifiable.


## 12.14 ROM Mirror Function Selection Module Outline

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.





## FF Bank Access by ROM Mirror Function



### 12.15 512 Kbit Flash Memory Outline

The following three methods are provided for data writing and deleting on Flash memory:

- 1. Parallel writer
- 2. Serial special-purpose writer
- 3. Writing/deleting by program execution

This section describes "3. Writing/deleting by program execution."

#### 512 Kbit Flash Memory Outline

The 512 Kbit Flash memory is allocated on FF<sub>H</sub> bank of CPU memory map. Using the function of Flash memory interface circuit, the memory allows read access and program access from CPU.

Writing/deleting on Flash memory is performed by instruction from CPU via Flash memory interface. Because rewriting is allowed on mounted memory, modifying program and data is performed efficiently.

#### Features of 512 Kbit Flash Memory


- 128 K words x 8 bits/64 K words x 16 bits (16 K + 8 K + 8 K + 32 K) sector configuration
- Automatic program algorithm (Embedded Algorithm: Similar to MBM29LV200.)
- Built-in deletion pause/deletion resume function
- Detection of completed writing/deleting by data polling and toggle bits.
- Detection of completed writing/deleting by CPU interrupt.
- Deletion is allowed on a sector-by-sector basis (sectors are combined freely).
- Number of writing/deleting operations (minimum): 10,000 times
- Sector protection
- Expanded sector protection
- Temporaly sector unprotection

Note: A function of reading manufacture code and device code is not provided. These codes are not accessible by command either.

#### Flash Memory Writing/Deleting

- Writing and reading data is not allowed simultaneously on the Flash memory.
- Data writing and deleting on the Flash memory is performed by the processes as follows: Make a copy of program on Flash memory onto RAM. Then, execute the program copied on the RAM.

#### List of Registers and Reset Values in Flash Memory



#### Sector Configuration

For access from CPU, SA0 to SA3 are allocated in FF bank register.

## **13. Electrical Characteristics**

### 13.1 Absolute Maximum Rating

Parameter	Symbol	Rat	ting	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6.0	V	
	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc*2
	AVR	Vss - 0.3	Vss + 6.0	V	$AVcc \ge AVR^{*2}$
Input voltage*1	Vi	Vss - 0.3	Vss + 6.0	V	*3
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*3
Maximum clamp current		- 2.0	+ 2.0	mA	*7
Total maximum clamp current	Σ   Iclamp	-	20	mA	*7
"L" level maximum output current	IOL1	-	15	mA	Normal output*4
	IOL2	-	40	mA	High-current output*4
"L" level average output current	IOLAV1	-	4	mA	Normal output*5
	IOLAV2	-	30	mA	High-current output*5
"L" level maximum total output current	Σlol1	-	125	mA	Normal output
	ΣΙοι2	-	160	mA	High-current output
"L" level average total output current	$\Sigma$ lolav1	-	40	mA	Normal output*6
	$\Sigma$ Iolav2	-	40	mA	High-current output*6
"H" level maximum output current	Іон1	-	-15	mA	Normal output*4
	Іон2	-	-40	mA	High-current output*4
"H" level average output current	IOHAV1	-	-4	mA	Normal output*5
	IOHAV2	-	-30	mA	High-current output*5
"H" level maximum total output current	ΣІон1	-	-125	mA	Normal output
	ΣІон2	-	-160	mA	High-current output
"H" level average total output current	ΣΙομαν1	-	-40	mA	Normal output*6
	ΣΙομαν2	-	-40	mA	High-current output*6
Power consumption	PD	-	245	mW	
Operating temperature	TA	-40	+105	°C	
Storage temperature	Tstg	-55	+150	°C	

\*1: The parameter is based on  $V_{SS} = AV_{SS} = 0.0 V$ .

\*2: AVcc and AVR should not exceed Vcc.

\*3: VI and Vo should not exceed Vcc + 0.3 V. However if the maximum current to/from an input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.


\*4: A peak value of an applicable one pin is specified as a maximum output current.

- \*5: An average current value of an applicable one pin within 100 ms is specified as an average output current. (Average value is found by multiplying operating current by operating rate.)
- \*6: An average current value of all pins within 100 ms is specified as an average total output current. (Average value is found by multiplying operating current by operating rate.)

\*7:

Applicable to pins: P10 to P17, P20 to P27, P30 to P33, P35\*, P36\*, P37, P40 to P44, P50 to P57
\*: P35 and P36 are MB90387S and MB90F387S only.

- Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits:



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 13.2 Recommended Operating Conditions


(Vss = AVss = 0.0V)

Parameter	Symbol		Value		Unit	Remarks
Falameter	Symbol	Min	Тур	Max	Unit	Reindi K5
Power supply voltage	Vcc	3.5	5.0	5.5	V	Under normal operation
		3.0	_	5.5		Retain status of stop operation
	AVcc	4.0	-	5.5	V	*2
Smoothing capacitor	Cs	0.1	-	1.0	μF	*1
Operating temperature	TA	-40	-	+105	°C	

\*1: Use a ceramic capacitor, or a capacitor of similar frequency characteristics. On the Vcc pin, use a bypass capacitor that has a larger capacity than that of Cs.

Refer to the following figure for connection of smoothing capacitor Cs.

\*2: AVcc is a voltage at which accuracy is guaranteed. AVcc should not exceed Vcc.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

Deremeter	Symbol	Pin Name	Conditions		Value	Unit	Remarks	
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
Power supply current*	lcc∟	Vcc	Vcc = 5.0 V, Internally operating at 8 kHz, subclock operation,	_	0.3	1.2	mA	MB90F387/S
000			$T_A = +25^{\circ}C$		40	100	μΑ	MB90387/S
	ICCLS		$V_{CC} = 5.0 V$ , Internally operating at 8 kHz, subclock, sleep mode, $T_{A} = + 25^{\circ}C$	_	10	30	μA	
	Ісст		Vcc = 5.0 V, Internally operating at 8 kHz, watch mode, $T_A = + 25^{\circ}C$		8	25	μΑ	
	Іссн		Stopping, T <sub>A</sub> = + 25°C	_	5	20	μΑ	
Input capacity	CIN	Other than AVcc, AVss, AVR, C, Vcc, Vss	-	_	5	15	pF	
Pull-up resistor	Rup	RST	-	25	50	100	kΩ	
Pull-down resistor	Rdown	MD2	-	25	50	100	kΩ	Flash product is not provided with pull-down resistor.

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 \circ C to +105 \circ C)$ 

\*: Test conditions of power supply current are based on a device using external clock.



13.4.5 Timer Input Timing

 $(V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
Falameter	Symbol	FIII Naille	Conditions	Min	Max	Onit	Nema KS
Input pulse width	tтіwн	TIN0, TIN1	-	4 tcp*	-	ns	
	t⊤ıw∟	IN0 to IN3					

\*: Refer to Clock Timing ratings for tcp (internal operation clock cycle time).

## 13.5 A/D Converter

Parameter	Symbol	Pin Name	Value				
			Min	Тур	Max	Unit	Remarks
Resolution	-	-	_	_	10	bit	
Total error	-	_	_	_	± 3.0	LSB	
Nonlinear error	-	-	_	_	± 2.5	LSB	
Differential linear error	-	-	-	_	± 1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	1 LSB = (AVR – AVss) / 1024
Full-scale transition voltage	Vfst	AN0 to AN7	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	V	
Compare time	-	-	66 tcp *1	_	_	ns	With 16 MHz machine clock $5.5 \text{ V} \ge AV_{CC} \ge 4.5 \text{ V}$
			88 tcp *1	_	_	ns	With 16 MHz machine clock $4.5 \text{ V} > AV_{CC} \ge 4.0 \text{ V}$
Sampling time	-	-	32 tcp *1	_	_	ns	With 16 MHz machine clock $5.5 \text{ V} \ge AV_{CC} \ge 4.5 \text{ V}$
			128 tcp *1	_	_	ns	With 16 MHz machine clock 4.5 V > AVcc ≥ 4.0 V
Analog port input current	Iain	AN0 to AN7	-	-	10	μA	
Analog input voltage	Vain	AN0 to AN7	AVss	-	AVR	V	
Reference voltage	_	AVR	AVss + 2.7	_	AVcc	V	
Power supply current	la	AVcc	—	3.5	7.5	mA	
	Іан	AVcc	—	-	5	μA	*2
Reference voltage supplying current	IR	AVR	_	165	250	μA	
	IRH	AVR	_	_	5	μA	*2
Variation among channels	-	AN0 to AN7	_	-	4	LSB	


 $(Vcc = AVcc = 4.0 \text{ V to } 5.5 \text{ V}, \text{ Vss} = AVss = 0.0 \text{ V}, 3.0 \text{ V} \le AVR - AVss, \text{ T}_{\text{A}} = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})$ 


\*1: Refer to Clock Timing on AC Characteristics.

\*2: If A/D converter is not operating, a current when CPU is stopped is applicable (Vcc=AVcc=AVR=5.0 V).


### **13.6 Definition of A/D Converter Terms**

Resolution:	Analog variation that is recognized by an A/D converter.
Linear error:	Deviation between a line across zero-transition line ("00 0000 00 0" $\leftarrow \rightarrow$ "00 0000 0001") and full-scale transition line ("11 1111 11 1 0" $\leftarrow \rightarrow$ "11 1111 1111") and actual conversion characteristics.
Differential linear error:	Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
Total error:	Difference between an actual value and an ideal value. A total error includes zero transition error, full- scale transition error, and linear error.









### (Continued)