



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90387spmt-gt-127

16-bit Microcontrollers F²MC-16LX MB90385 Series

MB90385 series devices are general-purpose high-performance 16-bit micro controllers designed for process control of consumer products, which require high-speed real-time processing. The devices of this series have the built-in full-CAN interface.

The system, inheriting the architecture of F²MC family, employs additional instruction ready for high-level languages, expanded addressing mode, enhanced multiply-divide instructions, and enriched bit-processing instructions. Furthermore, employment of 32-bit accumulator achieves processing of long-word data (32 bits).

The peripheral resources of MB90385 series include the following:

8/10-bit A/D converter, UART (SCI), 8/16-bit PPG timer, 16-bit input-output timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

Features

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 4 times of oscillation clock (for 4-MHz oscillation clock, 4 MHz to 16 MHz).
- Operation by sub-clock (8.192 kHz) is allowed. (MB90387, MB90F387)
- Minimum execution time of instruction: 62.5 ns (when operating with 4-MHz oscillation clock, and 4-time multiplied PLL clock).

16 Mbyte CPU memory Space

- 24-bit internal addressing

Instruction System Best Suited to Controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

Instruction System Compatible with High-level Language (C language) and Multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

Increased Processing Speed

- 4-byte instruction queue

Powerful Interrupt Function with 8 Levels and 34 Factors

Automatic Data Transfer Function Independent of CPU

- Expanded intelligent I/O service function (EI² OS): Maximum of 16 channels

Low Power Consumption (standby) Mode

- Sleep mode (a mode that halts CPU operating clock)

- Time-base timer mode (a mode that operates oscillation clock, sub clock, time-base timer and watch timer only)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

Process

- CMOS technology

I/O Port

- General-purpose input/output port (CMOS output):
MB90387, MB90F387: 34 ports (including 4 high-current output ports)
MB90387S, MB90F387S: 36 ports (including 4 high-current output ports)

Timer



- Time-base timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit x 4 channels, or 16-bit x 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
 - 16-bit free run timer: 1 channel
 - 16-bit input capture: (ICU): 4 channelsInterrupt request is issued upon latching a count value of 16-bit free run timer by detection of an edge on pin input.

CAN Controller: 1 channel

- Compliant with Ver2.0A and Ver2.0B CAN specifications
- 8 built-in message buffers
- Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock)
- CAN wake-up

UART (SCI): 1 channel

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

Type	Circuit	Remarks
F		<ul style="list-style-type: none"> ■ Hysteresis input with pull-down resistor ■ Pull-down resistor, approx. 50 kΩ ■ Flash product is not provided with pull-down resistor.
G		<ul style="list-style-type: none"> ■ CMOS hysteresis input ■ CMOS level output (high-current output) ■ Standby control provided

7. Handling Devices

Do Not Exceed Maximum Rating (preventing “latch up”)


- On a CMOS IC, latch-up may occur when applying a voltage higher than Vcc or a voltage lower than Vss to input or output pin, which has no middle or high withstand voltage. Latch-up may also occur when a voltage exceeding maximum rating is applied across Vcc pin and Vss pin.
- Latch-up causes drastic increase of power current, which may lead to destruction of elements by heat. Extreme caution must be taken not to exceed maximum rating.
- When turning on and off analog power source, take extra care not to apply an analog power voltages (AVcc and AVR) and analog input voltage that are higher than digital power voltage (Vcc).

Handling Unused Pins

- Leaving unused input pins open may cause permanent destruction by malfunction or latch-up. Apply pull-up or pull-down process to the unused pins using resistors of 2 k Ω or higher. Leave unused input/output pins open under output status, or process as input pins if they are under input status.

Using External Clock

- When using an external clock, drive only X0 pin and leave X1 pin open. An example of using an external clock is shown below.




10. I/O Map

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
000000 _H	(Reserved area) *				
000001 _H	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXX _B
000002 _H	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXX _B
000003 _H	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXX _B
000004 _H	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX _B
000005 _H	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXX _B
000006 _H to 000010 _H	(Reserved area) *				
000011 _H	DDR1	Port 1 direction data register	R/W	Port 1	00000000 _B
000012 _H	DDR2	Port 2 direction data register	R/W	Port 2	00000000 _B
000013 _H	DDR3	Port 3 direction data register	R/W	Port 3	000X0000 _B
000014 _H	DDR4	Port 4 direction data register	R/W	Port 4	XXX00000 _B
000015 _H	DDR5	Port 5 direction data register	R/W	Port 5	00000000 _B
000016 _H to 00001A _H	(Reserved area) *				
00001B _H	ADER	Analog input permission register	R/W	8/10-bit A/D converter	11111111 _B
00001C _H to 000025 _H	(Reserved area) *				
000026 _H	SMR1	Serial mode register 1	R/W	UART1	00000000 _B
000027 _H	SCR1	Serial control register 1	R/W, W		00000100 _B
000028 _H	SIDR1/ SODR1	Serial input data register 1/ Serial output data register 1	R, W		XXXXXXXX _B
000029 _H	SSR1	Serial status data register 1	R, R/W		00001000 _B
00002A _H	(Reserved area) *				
00002B _H	CDCR1	Communication prescaler control register 1	R/W	UART1	0XXX0000 _B
00002C _H to 00002F _H	(Reserved area) *				
000030 _H	ENIR	DTP/External interrupt permission register	R/W	DTP/External interrupt	00000000 _B
000031 _H	EIRR	DTP/External interrupt permission register	R/W		XXXXXXXX _B
000032 _H	ELVR	Detection level setting register	R/W		00000000 _B
000033 _H			R/W		00000000 _B
000034 _H	ADCS	A/D control status register	R/W	8/10-bit A/D converter	00000000 _B
000035 _H			R/W, W		00000000 _B
000036 _H	ADCR	A/D data register	W, R		XXXXXXXX _B
000037 _H			R		00101XXX _B

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
000038 _H to 00003F _H	(Reserved area) *				
000040 _H	PPGC0	PPG0 operation mode control register	R/W, W	8/16-bit PPG timer 0/ 1	0X000XX1 _B
000041 _H	PPGC1	PPG1 operation mode control register	R/W, W		0X000001 _B
000042 _H	PPG01	PPG0/1 count clock selection register	R/W		000000XX _B
000043 _H	(Reserved area) *				
000044 _H	PPGC2	PPG2 operation mode control register	R/W, W	8/16-bit PPG timer 2/ 3	0X000XX1 _B
000045 _H	PPGC3	PPG3 operation mode control register	R/W, W		0X000001 _B
000046 _H	PPG23	PPG2/3 count clock selection register	R/W		000000XX _B
000047 _H to 00004F _H	(Reserved area) *				
000050 _H	IPCP0	Input capture data register 0	R	16-bit input/output timer	XXXXXXXX _B
000051 _H					
000052 _H	IPCP1	Input capture data register 1	R		XXXXXXXX _B
000053 _H					
000054 _H	ICS01	Input capture control status register	R/W		00000000 _B
000055 _H	ICS23				00000000 _B
000056 _H	TCDT	Timer counter data register	R/W		00000000 _B
000057 _H					00000000 _B
000058 _H	TCCS	Timer counter control status register	R/W		00000000 _B
000059 _H	(Reserved area) *				
00005A _H	IPCP2	Input capture data register 2	R	16-bit input/output timer	XXXXXXXX _B
00005B _H					
00005C _H	IPCP3	Input capture data register 3	R		XXXXXXXX _B
00005D _H					
00005E _H to 000065 _H	(Reserved area) *				
000066 _H	TMCSR0	Timer control status register	R/W	16-bit reload timer 0	00000000 _B
000067 _H			R/W		
000068 _H	TMCSR1		R/W	16-bit reload timer 1	00000000 _B
000069 _H			R/W		
00006A _H to 00006E _H	(Reserved area) *				
00006F _H	ROMM	ROM mirroring function selection register	W	ROM mirroring function selection module	XXXXXXXX1 _B
000070 _H to 00007F _H	(Reserved area) *				
000080 _H	BVALR	Message buffer enabling register	R/W	CAN controller	00000000 _B
000081 _H	(Reserved area) *				
000082 _H	TREQR	Send request register	R/W	CAN controller	00000000 _B

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
003910 _H	PRL0	PPG0 reload register L	R/W	8/16-bit PPG timer	XXXXXXXX _B
003911 _H	PRLH0	PPG0 reload register H	R/W		XXXXXXXX _B
003912 _H	PRL1	PPG1 reload register L	R/W		XXXXXXXX _B
003913 _H	PRLH1	PPG1 reload register H	R/W		XXXXXXXX _B
003914 _H	PRL2	PPG2 reload register L	R/W		XXXXXXXX _B
003915 _H	PRLH2	PPG2 reload register H	R/W		XXXXXXXX _B
003916 _H	PRL3	PPG3 reload register L	R/W		XXXXXXXX _B
003917 _H	PRLH3	PPG3 reload register H	R/W		XXXXXXXX _B
003918 _H to 00392F _H	(Reserved area) *				
003930 _H to 003BFF _H	(Reserved area) *				
003C00 _H to 003C0F _H	RAM (General-purpose RAM)				
003C10 _H to 003C13 _H	IDR0	ID register 0	R/W	CAN controller	XXXXXXXX _B to XXXXXXXX _B
003C14 _H to 003C17 _H	IDR1	ID register 1	R/W		XXXXXXXX _B to XXXXXXXX _B
003C18 _H to 003C1B _H	IDR2	ID register 2	R/W		XXXXXXXX _B to XXXXXXXX _B
003C1C _H to 003C1F _H	IDR3	ID register 3	R/W		XXXXXXXX _B to XXXXXXXX _B
003C20 _H to 003C23 _H	IDR4	ID register 4	R/W		XXXXXXXX _B to XXXXXXXX _B
003C24 _H to 003C27 _H	IDR5	ID register 5	R/W		XXXXXXXX _B to XXXXXXXX _B
003C28 _H to 003C2B _H	IDR6	ID register 6	R/W		XXXXXXXX _B to XXXXXXXX _B
003C2C _H to 003C2F _H	IDR7	ID register 7	R/W		XXXXXXXX _B to XXXXXXXX _B
003C30 _H , 003C31 _H	DLCR0	DLC register 0	R/W		XXXXXXXX _B , XXXXXXXX _B
003C32 _H , 003C33 _H	DLCR1	DLC register 1	R/W		XXXXXXXX _B , XXXXXXXX _B
003C34 _H , 003C35 _H	DLCR2	DLC register 2	R/W		XXXXXXXX _B , XXXXXXXX _B
003C36 _H , 003C37 _H	DLCR3	DLC register 3	R/W		XXXXXXXX _B , XXXXXXXX _B

Port 3 Pins Block Diagram (general-purpose input/output port)



Port 3 Registers


- Port 3 registers include port 3 data register (PDR3) and port 3 direction register (DDR3).
- The bits configuring the register correspond to port 3 pins on a one-to-one basis.

Relation between Port 3 Registers and Pins

Port Name	Bits of Register and Corresponding Pins								
Port 3	PDR3, DDR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	Corresponding pins	P37	P36*	P35*	–	P33	P32	P31	P30

*: P35 and P36 do not exist on MB90387and MB90F387.

Port 5 Pins Block Diagram



Port 5 Registers

- Port 5 registers include port 5 data register (PDR5), port 5 direction register (DDR5), and analog input permission register (ADER).
- Analog input permission register (ADER) allows or disallows input of analog signal to the analog input pin.
- The bits configuring the register correspond to port 5 pins on a one-to-one basis.

Relation between Port 5 Registers and Pins

Port Name	Bits of Register and Corresponding Pins								
Port 5	PDR5, DDR5	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	ADER	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0
	Corresponding pins	P57	P56	P55	P54	P53	P52	P51	P50

12.3 Watchdog Timer

The watchdog timer is a 2-bit counter that uses time-base timer or watch timer as count clock. If the counter is not cleared within an interval time, CPU is reset.

Watchdog Timer Functions

- The watchdog timer is a timer counter that prevents runaway of a program. Once a watchdog timer is activated, the counter of watchdog timer must always be cleared within a specified time of interval. If specified interval time elapses without clearing the counter of a watchdog timer, CPU resetting occurs. This is the function of a watchdog timer.
- The interval time of a watchdog timer is determined by a clock cycle, which is input as a count clock. Watchdog resetting occurs between a minimum time and a maximum time specified.
- The output target of a clock source is specified by the watchdog clock selection bit (WTC: WDSC) in the watch timer control register.
- Interval time of a watchdog timer is specified by the time-base timer output selection bit / watch timer output selection bit (WDTC: WT1, WT0) in the watchdog timer control register.

Interval Timer of Watchdog Timer

Min	Max	Clock Cycle	Min	Max	Clock Cycle
Approx. 3.58 ms	Approx. 4.61 ms	$(2^{14} \pm 2^{11})$ /HCLK	Approx. 0.457 s	Approx. 0.576 s	$(2^{12} \pm 2^9)$ /SCLK
Approx. 14.33 ms	Approx. 18.3 ms	$(2^{16} \pm 2^{13})$ /HCLK	Approx. 3.584 s	Approx. 4.608 s	$(2^{15} \pm 2^{12})$ /SCLK
Approx. 57.23 ms	Approx. 73.73 ms	$(2^{18} \pm 2^{15})$ /HCLK	Approx. 7.168 s	Approx. 9.216 s	$(2^{16} \pm 2^{13})$ /SCLK
Approx. 458.75 ms	Approx. 589.82 ms	$(2^{21} \pm 2^{18})$ /HCLK	Approx. 14.336 s	Approx. 18.432 s	$(2^{17} \pm 2^{14})$ /SCLK

HCLK: Oscillation clock (4 MHz), CSCLK: Sub clock (8.192 kHz)

Notes:

- If the time-base timer is cleared when watchdog timer count clock is used as time base timer output (carry-over signal), watchdog reset time may become longer.
- When using the sub clock as machine clock, be sure to specify watchdog timer clock source selection bit (WDSC) in watch timer control register (WTC) at "0," selecting output of watch timer.

12.4 16-bit Input/Output Timer

The 16-bit input/output timer is a compound module composed of 16-bit free-run timer, (1 unit) and input capture (2 units, 4 input pins). The timer, using the 16-bit free-run timer as a basis, enables measurement of clock cycle of an input signal and its pulse width.

Configuration of 16-bit Input/Output Timer

The 16-bit input/output timer is composed of the following modules:

- 16-bit free-run timer (1 unit)
- Input capture (2 units, 2 input pins per unit)

Functions of 16-bit Input/Output Timer

Functions of 16-bit Free-run Timer

The 16-bit free-run timer is composed of 16-bit up counter, timer counter control status register, and prescaler. The 16-bit up counter increments in synchronization with dividing ratio of machine clock.


- Count clock is set among four types of machine clock dividing rates.
- Generation of interrupt is allowed by counter value overflow.
- Activation of expanded intelligent I/O service (EI²OS) is allowed by interrupt generation.
- Counter value of 16-bit free-run timer is cleared to "0000_H" by either resetting or software-clearing with timer count clear bit (TCCS: CLR).
- Counter value of 16-bit free-run timer is output to input capture, which is available as base time for capture operation.

Functions of Input Capture


The input capture, upon detecting an edge of a signal input to the input pin from external device, stores a counter value of 16-bit free-run timer at the time of detection into the input capture data register. The function includes the input capture data registers corresponding to four input pins, input capture control status register, and edge detection circuit.

- Rising edge, falling edge, and both edges are selectable for detection.
- Generating interrupt on CPU is allowed by detecting an edge of input signal.
- Expanded intelligent I/O service (EI²OS) is activated by interrupt generation.
- The four input capture input pins and input capture data registers allows monitoring of a maximum of four events.

16-bit Input/Output Timer Block Diagram



Input Capture Block Diagram



12.7 8/16-bit PPG Timer Outline

The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0 and PPG1) that allows outputting pulses of arbitrary cycle and duty cycle. Combination of the two channels allows selection among the following operations:

- 8-bit PPG output 2-channel independent operation mode
- 16-bit PPG output operation mode
- 8-bit and 8-bit PPG output operation mode

MB90385 series device has two 8/16-bit built-in PPG timers. This section describes functions of PPG0/1. PPG2/3 have the same functions as those of PPG0/1.

Functions of 8/16-bit PPG Timer

The 8/16-bit PPG timer is composed of four 8-bit reload register (PRLH0/PRLL0, PRLH1/PRLL1) and two PPG down counters (PCNT0, PCNT1).

- Widths of “H” and “L” in output pulse are specifiable independently. Cycle and duty factor of output pulse is specifiable arbitrarily.
- Count clock is selectable among 6 internal clocks.
- The timer is usable as an interval timer, by generating interrupt requests for each interval.
- The time is usable as a D/A converter, with an external circuit.

12.8 Delay Interrupt Generation Module Outline

The delay interrupt generation module is a module that generates interrupts for switching tasks. Generation of a hardware interrupt request is performed by software.


Delay Interrupt Generation Module Outline

Using the delay interrupt generation module, hardware interrupt request is generated and released by software.

Table 12-1. Delay Interrupt Generation Module Outline

	Function and Control
Cause of interrupt	Set "1" in R0 bit of delay interrupt request generation/release register (DIRR: R0=1), generating an interrupt request. Set "0" in R0 bit of delay interrupt request generation/release register (DIRR: R0=0), releasing an interrupt request.
Interrupt number	#42 (2AH)
Interrupt control	No setting of permission register is provided.
Interrupt flag	Retained in DIRR: R0 bit
El ² OS	Not ready for expanded intelligent I/O service.

Delay Interrupt Generation Module Block Diagram



Interrupt Request Latch

A latch that retains settings on delay interrupt request generation/release register (generation or release of delay interrupt request).

Delay Interrupt Request Generation/Release Register (DIRR)


Generates or releases delay interrupt request.

Interrupt Number


An interrupt number used in delay interrupt generation module is as follows:

Interrupt number: #42 (2AH)

• PLL operation guarantee range




Relation among external clock frequency and internal clock frequency



*: f_c is 8 MHz at maximum when crystal or ceramic resonator circuit is used.

Rating values of alternating current is defined by the measurement reference voltage values shown below:




13.4.2 Reset Input Timing

Parameter	Symbol	Pin Name	Value		Unit	Remarks
			Min	Max		
Reset input time	trSTL	RST	16 tCP*3	—	ns	Normal operation
			Oscillation time of oscillator*1 + 100 μs + 16 tCP*3	—	—	In sub clock*2, sub sleep*2, watch*2 and stop mode
			100	—	μs	In timebase timer

*1: Oscillation time of oscillator is time that the amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.

*2: Except for MB90F387S and MB90387S.

*3: Refer to "(1) Clock timing" ratings for tCP (internal operation clock cycle time).



13.5 A/D Converter

($V_{CC} = AV_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $3.0 \text{ V} \leq AVR - AV_{SS}$, $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$)


Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	± 3.0	LSB	
Nonlinear error	—	—	—	—	± 2.5	LSB	
Differential linear error	—	—	—	—	± 1.9	LSB	
Zero transition voltage	V_{OT}	AN0 to AN7	$AV_{SS} - 1.5 \text{ LSB}$	$AV_{SS} + 0.5 \text{ LSB}$	$AV_{SS} + 2.5 \text{ LSB}$	V	1 LSB = $(AVR - AV_{SS}) / 1024$
Full-scale transition voltage	V_{FST}	AN0 to AN7	$AVR - 3.5 \text{ LSB}$	$AVR - 1.5 \text{ LSB}$	$AVR + 0.5 \text{ LSB}$	V	
Compare time	—	—	66 t_{CP}^{*1}	—	—	ns	With 16 MHz machine clock $5.5 \text{ V} \geq AV_{CC} \geq 4.5 \text{ V}$
			88 t_{CP}^{*1}	—	—	ns	With 16 MHz machine clock $4.5 \text{ V} > AV_{CC} \geq 4.0 \text{ V}$
Sampling time	—	—	32 t_{CP}^{*1}	—	—	ns	With 16 MHz machine clock $5.5 \text{ V} \geq AV_{CC} \geq 4.5 \text{ V}$
			128 t_{CP}^{*1}	—	—	ns	With 16 MHz machine clock $4.5 \text{ V} > AV_{CC} \geq 4.0 \text{ V}$
Analog port input current	I_{AIN}	AN0 to AN7	—	—	10	μA	
Analog input voltage	V_{AIN}	AN0 to AN7	AV_{SS}	—	AVR	V	
Reference voltage	—	AVR	$AV_{SS} + 2.7$	—	AV_{CC}	V	
Power supply current	I_A	AV_{CC}	—	3.5	7.5	mA	
	I_{AH}	AV_{CC}	—	—	5	μA	*2
Reference voltage supplying current	I_R	AVR	—	165	250	μA	
	I_{RH}	AVR	—	—	5	μA	*2
Variation among channels	—	AN0 to AN7	—	—	4	LSB	

*1: Refer to Clock Timing on AC Characteristics.

*2: If A/D converter is not operating, a current when CPU is stopped is applicable ($V_{CC}=AV_{CC}=AVR=5.0 \text{ V}$).

13.6 Definition of A/D Converter Terms

Resolution:	Analog variation that is recognized by an A/D converter.
Linear error:	Deviation between a line across zero-transition line ("00 0000 00 0 0" ↔ "00 0000 0001") and full-scale transition line ("11 1111 11 1 0" ↔ "11 1111 1111") and actual conversion characteristics.
Differential linear error:	Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
Total error:	Difference between an actual value and an ideal value. A total error includes zero transition error, full-scale transition error, and linear error.



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$

$$1 \text{ LSB} = (\text{Ideal value}) \frac{AVR - AV_{SS}}{1024} \quad [\text{V}]$$



$$V_{OT} (\text{Ideal value}) = AV_{SS} + 0.5 \text{ LSB} \quad [\text{V}]$$

$$V_{FST} (\text{Ideal value}) = AVR - 1.5 \text{ LSB} \quad [\text{V}]$$

V_{NT} : A voltage at which digital output transits from $(N-1)_H$ to N_H .

(Continued)

(Continued)



$$\text{Linear error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} [\text{LSB}]$$

$$\text{Differential linear error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB} [\text{LSB}]$$


$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} [\text{V}]$$

V_{OT} : Voltage at which digital output transits from "000_H" to "001_H."




V_{FST} : Voltage at which digital output transits from "3FE_H" to "3FF_H."

14. Example Characteristics

MB90F387




(Continued)



(Continued)

16. Package Dimension



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.15	—	0.27
c	0.09	—	0.20
D	9.00 BSC		
D1	7.00 BSC		
e	0.50 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	—	8°

NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBER PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 **

PACKAGE OUTLINE, 48 LEAD LQFP
7.0X7.0X1.7 MM LQA048 REV**