

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Data Converters	3.5V ~ 5.5V A/D 8x8/10b
RAM Size Voltage - Supply (Vcc/Vdd)	2K x 8 3.5V ~ 5.5V
EEPROM Size	- 2K v 0
Program Memory Type	Mask ROM
Program Memory Size	64KB (64K x 8)
Number of I/O	36
Peripherals	POR, WDT
Connectivity	CANbus, SCI, UART/USART
Speed	16MHz
Core Size	16-Bit
Core Processor	F ² MC-16LX
Product Status	Active

16-bit Microcontrollers F2MC-16LX MB90385 Series

MB90385 series devices are general-purpose high-performance 16-bit micro controllers designed for process control of consumer products, which require high-speed real-time processing. The devices of this series have the built-in full-CAN interface.

The system, inheriting the architecture of F²MC family, employs additional instruction ready for high-level languages, expanded addressing mode, enhanced multiply-divide instructions, and enriched bit-processing instructions. Furthermore, employment of 32-bit accumulator achieves processing of long-word data (32 bits).

The peripheral resources of MB90385 series include the following:

8/10-bit A/D converter, UART (SCI), 8/16-bit PPG timer, 16-bit input-output timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

Features

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 4 times of oscillation clock (for 4-MHz oscillation clock, 4 MHz to 16 MHz).
- Operation by sub-clock (8.192 kHz) is allowed. (MB90387, MB90F387)
- Minimum execution time of instruction: 62.5 ns (when operating with 4-MHz oscillation clock, and 4-time multiplied PLL clock).

16 Mbyte CPU memory Space

■ 24-bit internal addressing

Instruction System Best Suited to Controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

Instruction System Compatible with High-level Language (C language) and Multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

Increased Processing Speed

■ 4-byte instruction queue

Powerful Interrupt Function with 8 Levels and 34 Factors

Automatic Data Transfer Function Independent of CPU

■ Expanded intelligent I/O service function (EI² OS): Maximum of 16 channels

Low Power Consumption (standby) Mode

■ Sleep mode (a mode that halts CPU operating clock)

- Time-base timer mode (a mode that operates oscillation clock, sub clock, time-base timer and watch timer only)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

Process

■ CMOS technology

I/O Port

■ General-purpose input/output port (CMOS output):

MB90387, MB90F387: 34 ports (including 4 high-current output ports)

MB90387S, MB90F387S: 36 ports (including 4 high-current output ports)

Timer

- Time-base timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit x 4 channels, or 16-bit x 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
 - 16-bit free run timer: 1 channel
 - □ 16-bit input capture: (ICU): 4 channels

Interrupt request is issued upon latching a count value of 16-bit free run timer by detection of an edge on pin input.

CAN Controller: 1 channel

- Compliant with Ver2.0A and Ver2.0B CAN specifications
- 8 built-in message buffers
- Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock)
- CAN wake-up

UART (SCI): 1 channel

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

DTP/External Interrupt: 4 channels, CAN wakeup: 1channel

■ Module for activation of expanded intelligent I/O service (El²OS), and generation of external interrupt.

Delay Interrupt Generator Module

■ Generates interrupt request for task switching.

8/10-bit A/D Converter: 8 channels


- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 6.125 µs (at 16 MHz machine clock, including sampling time)

Program Patch Function

■ Address matching detection for 2 address pointers.

Document Number: 002-07765 Rev. *A Page 2 of 81

4. Pin Assignment



Туре	Circuit	Remarks
F	R W→ Wysteresis input	 ■ Hysteresis input with pull-down resistor ■ Pull-down resistor, approx. 50 kΩ ■ Flash product is not provided with pull-down resistor.
	R Vss	
G	P-ch High-current output High-current output N-ch Vss CMOS hysteresis input Standby control	 ■ CMOS hysteresis input ■ CMOS level output (high-current output) ■ Standby control provided

7. Handling Devices

Do Not Exceed Maximum Rating (preventing "latch up")


- On a CMOS IC, latch-up may occur when applying a voltage higher than Vcc or a voltage lower than Vss to input or output pin, which has no middle or high withstand voltage. Latch-up may also occur when a voltage exceeding maximum rating is applied across Vcc pin and Vss pin.
- Latch-up causes drastic increase of power current, which may lead to destruction of elements by heat. Extreme caution must be taken not to exceed maximum rating.
- When turning on and off analog power source, take extra care not to apply an analog power voltages (AVcc and AVR) and analog input voltage that are higher than digital power voltage (Vcc).

Handling Unused Pins

Leaving unused input pins open may cause permanent destruction by malfunction or latch-up. Apply pull-up or pull-down process to the unused pins using resistors of 2 kΩ or higher. Leave unused input/output pins open under output status, or process as input pins if they are under input status.

Using External Clock

■ When using an external clock, drive only X0 pin and leave X1 pin open. An example of using an external clock is shown below.



Document Number: 002-07765 Rev. *A

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value	
000038н		(Reserve	ed area) *			
to 00003Fн						
000040н	PPGC0	PPG0 operation mode control register	R/W, W	8/16-bit PPG timer 0/	0Х000ХХ1в	
000041н	PPGC1	PPG1 operation mode control register R/W, W 1				
000042н	PPG01	PPG0/1 count clock selection register	R/W		000000XXB	
000043н		(Reserve	ed area) *	·		
000044н	PPGC2	PPG2 operation mode control register	R/W, W	8/16-bit PPG timer 2/	0Х000ХХ1в	
000045н	PPGC3	PPG3 operation mode control register	R/W, W]3	0Х000001в	
000046н	PPG23	PPG2/3 count clock selection register	R/W]	000000XXB	
00047нto 00004Fн		(Reserve	ed area) *			
000050н	IPCP0	Input capture data register 0	R	16-bit input/output	XXXXXXXXB	
000051н				timer	XXXXXXXX	
000052н	IPCP1	Input capture data register 1	R		XXXXXXXX	
000053н					XXXXXXXXB	
000054н	ICS01	Input capture control status register	R/W		0000000в	
000055н	ICS23				0000000В	
000056н	TCDT	TCDT Timer counter data register	R/W] [0000000В	
000057н					0000000В	
000058н	TCCS	Timer counter control status register	0000000В			
000059н		(Reserve	ed area) *			
00005Ан	IPCP2	IPCP2 Input capture data register 2	R	16-bit input/output	XXXXXXXXB	
00005Вн				timer	XXXXXXXX	
00005Сн	IPCP3	IPCP3 Input capture data register 3			XXXXXXXX	
00005Dн					XXXXXXXX	
0005Eнtо 000065н		(Reserve	ed area) *			
000066н	TMCSR0	Timer control status register	R/W	16-bit reload timer 0	0000000в	
000067н			R/W]	XXXX0000 _B	
000068н	TMCSR1		R/W	16-bit reload timer 1	0000000в	
000069н			R/W		XXXX0000 _B	
0006Анtо 00006Ен		(Reserve	ed area) *	<u>'</u>		
00006Fн	ROMM	ROM mirroring function selection register	W	ROM mirroring function selection module	XXXXXXX1 _B	
000070н		(Reserve	ed area) *			
to 00007Fн						
н080000	BVALR	Message buffer enabling register	R/W	CAN controller	0000000В	
000081н		(Reserve	ed area) *			
000082н	TREQR	Send request register	R/W	CAN controller	0000000В	

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value	
003С38н, 003С39н	DLCR4	DLC register 4	R/W	CAN controller	XXXXXXXX _B , XXXXXXXX _B	
003С3Ан, 003С3Вн	DLCR5	DLC register 5		XXXXXXX _B , XXXXXXXX _B		
003С3Сн, 003С3Dн	DLCR6	DLC register 6	DLC register 6 R/W			
003С3Ен, 003С3Fн	DLCR7	DLC register 7	R/W		XXXXXXX _B , XXXXXXXX _B	
003С40н to 003С47н	DTR0	Data register 0	R/W		XXXXXXXB to XXXXXXXXB	
003С48н to 003С4Fн	DTR1	Data register 1	R/W		XXXXXXXB to XXXXXXXXB	
003С50н to 003С57н	DTR2	Data register 2	R/W		XXXXXXXB to XXXXXXXXB	
003С58н to 003С5Fн	DTR3	Data register 3	R/W		XXXXXXXB to XXXXXXXXB	
003С60н to 003С67н	DTR4	Data register 4	R/W		XXXXXXXB to XXXXXXXXB	
003С68н to 003С6Fн	DTR5	Data register 5	R/W		XXXXXXXB to XXXXXXXB	
003С70н to 003С77н	DTR6	Data register 6	R/W		XXXXXXXB to XXXXXXXXB	
003С78н to 003С7Fн	DTR7	Pata register 7 R/W			XXXXXXXB to XXXXXXXXB	
003С80н to 003СFFн		(Reser	rved area) *			
003D00н, 003D01н	CSR	Control status register	R/W, R	CAN controller	0XXXX001в, 00XXX000в	
003D02н	LEIR	Last event display register	R/W		000ХХ000в	
003D03н		(Reser	rved area) *	•	•	
003D04н, 003D05н	RTEC	Send/receive error counter	R	CAN controller	0000000в, 0000000в	
003D06н, 003D07н	BTR	Bit timing register	R/W		11111111в, X1111111в	
003D08н	IDER	IDE register	R/W		XXXXXXXXB	
003D09н		(Reser	rved area) *	•	•	
003D0Ан	TRTRR	Send RTR register	R/W	CAN controller	0000000В	
003D0Вн		(Reser	rved area) *			
003D0Сн	RFWTR	Remote frame receive wait register	R/W	CAN controller	XXXXXXXX	

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value				
003D0Dн	(Reserved area) *								
003D0Ен	TIER	Send completion interrupt permission register	R/W	CAN controller	0000000В				
003D0Fн		(Reserv	ed area) *	•					
003D10н, 003D11н	AMSR	Acceptance mask selection register	R/W	CAN controller	XXXXXXX _B , XXXXXXXX _B				
003D12н, 003D13н		(Reserv	ed area) *						
003D14н to 003D17н	AMR0	Acceptance mask register 0	R/W	CAN controller	XXXXXXXXB to XXXXXXXXB				
003D18н to 003D1Вн	AMR1	Acceptance mask register 1	R/W		XXXXXXXB to XXXXXXXB				
003D1Сн to 003DFFн		(Reserv	ed area) *						
003E00н to 003EFFн	(Reserved area) *								
003FF0н to 003FFFн		(Reserv	ed area) *						


Initial values:

- 0: Initial value of this bit is "0."
- 1: Initial value of this bit is "1."
- X: Initial value of this bit is undefined.

Document Number: 002-07765 Rev. *A Page 20 of 81

^{*: &}quot;Reserved area" should not be written anything. Result of reading from "Reserved area" is undefined.

Port 5 Pins Block Diagram





Port 5 Registers

- Port 5 registers include port 5 data register (PDR5), port 5 direction register (DDR5), and analog input permission register (ADER).
- Analog input permission register (ADER) allows or disallows input of analog signal to the analog input pin.
- The bits configuring the register correspond to port 5 pins on a one-to-one basis.


Relation between Port 5 Registers and Pins

Port Name	Bits of Register and Corresponding Pins								
Port 5	PDR5, DDR5	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	ADER	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0
	Corresponding pins	P57	P56	P55	P54	P53	P52	P51	P50





8/16-bit PPG Timer 1 Block Diagram



12.8 Delay Interrupt Generation Module Outline

The delay interrupt generation module is a module that generates interrupts for switching tasks. Generation of a hardware interrupt request is performed by software.


Delay Interrupt Generation Module Outline

Using the delay interrupt generation module, hardware interrupt request is generated and released by software.

Table 12-1. Delay Interrupt Generation Module Outline

	Function and Control
Cause of interrupt	Set "1" in R0 bit of delay interrupt request generation/release register (DIRR: R0=1), generating an interrupt request. Set "0" in R0 bit of delay interrupt request generation/release register (DIRR: R0=0), releasing an interrupt request.
Interrupt number	#42 (2Ан)
Interrupt control	No setting of permission register is provided.
Interrupt flag	Retained in DIRR: R0 bit
El ² OS	Not ready for expanded intelligent I/O service.

Delay Interrupt Generation Module Block Diagram



Interrupt Request Latch

A latch that retains settings on delay interrupt request generation/release register (generation or release of delay interrupt request).

Delay Interrupt Request Generation/Release Register (DIRR)

Generates or releases delay interrupt request.

Interrupt Number

An interrupt number used in delay interrupt generation module is as follows:

Interrupt number: #42 (2AH)

12.10 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog input voltage into 8-bit or 10/bit digital value, using the RC-type successive approximation conversion method.

- Input signal is selected among 8 channels of analog input pins.
- Activation trigger is selected among software trigger, internal timer output, and external trigger.

Functions of 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog voltage (input voltage) input to analog input pin into an 8-bit or 10-bit digital value (A/D conversion).

The 8/10-bit A/D converter has the following functions:


- A/D conversion takes a minimum of 6.12 µs* for 1 channel, including sampling time. (A/D conversion)
- Sampling of one channel takes a minimum of 2.0 µs*.
- RC-type successive approximation conversion method, with sample & hold circuit is used for conversion.
- Resolution of either 8 bits or 10 bits is specifiable.
- A maximum of 8 channels of analog input pins are allowed for use.
- Generation of interrupt request is allowed, by storing A/D conversion result in A/D data register.
- Activation of El²OS is allowed upon occurrence of an interrupt request. With use of El²OS, data loss is avoided even if A/D conversion is performed successively.
- An activation trigger is selectable among software trigger, internal timer output, and external trigger (fall edge).
- : When operating with 16 MHz machine clock

8/10-bit A/D Converter Conversion Mode

Conversion Mode	Description
Singular conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function stops.
Sequential conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function resumes from the start channel.
Pausing conversion mode	The A/D conversion is performed by pausing at each channel. Upon completion of A/D conversion on an end channel, A/D conversion and pause functions resume from the start channel.

Document Number: 002-07765 Rev. *A Page 45 of 81

8/10-bit A/D Converter Block Diagram



12.12 CAN Controller

The Controller Area Network (CAN) is a serial communication protocol compliant with CANVer2.0A and Ver2.0B. The protocol allows data transmission and reception in both standard frame format and expanded frame format.

Features of CAN Controller

- CAN controller format is compliant with CANVer2.0A and Ver2.0B.
- The protocol allows data transmission and reception in standard frame format and expanded frame format.
- Automatic transmission of data frame by remote frame reception is allowed.
- Baud rate ranges from 10 kbps to 1 Mbps (with 16-MHz machine clock).

Table 12-5. Data Transmission Baud Rate

Machine Clock	Baud Rate (Max)
16 MHz	1 Mbps
12 MHz	1 Mbps
8 MHz	1 Mbps
4 MHz	500 kbps
2 MHz	250 kbps

- Provided with 8 transmission/reception message buffers.
- Transmission/reception is allowed at ID 11 bit in standard format, and at ID 29 bit in expanded frame format.
- Specifying 0 byte to 8 bytes is allowed in message data.
- Multi-level message buffer configuration is allowed.
- CAN controller has two built-in acceptance masks. Mask settings are independently allowed for the two acceptance masks on reception IDs.
- The two acceptance masks allow reception in standard frame format and expanded frame format.
- For types of masking, all-bit comparison, all-bit masking, and partial masking with acceptance mask register 0/1, are specifiable.

Document Number: 002-07765 Rev. *A Page 49 of 81

12.15 512 Kbit Flash Memory Outline

The following three methods are provided for data writing and deleting on Flash memory:

- 1. Parallel writer
- 2. Serial special-purpose writer
- 3. Writing/deleting by program execution

This section describes "3. Writing/deleting by program execution."

512 Kbit Flash Memory Outline

The 512 Kbit Flash memory is allocated on FF_H bank of CPU memory map. Using the function of Flash memory interface circuit, the memory allows read access and program access from CPU.

Writing/deleting on Flash memory is performed by instruction from CPU via Flash memory interface. Because rewriting is allowed on mounted memory, modifying program and data is performed efficiently.

Features of 512 Kbit Flash Memory

- 128 K words x 8 bits/64 K words x 16 bits (16 K + 8 K + 8 K + 32 K) sector configuration
- Automatic program algorithm (Embedded Algorithm: Similar to MBM29LV200.)
- Built-in deletion pause/deletion resume function
- Detection of completed writing/deleting by data polling and toggle bits.
- Detection of completed writing/deleting by CPU interrupt.
- Deletion is allowed on a sector-by-sector basis (sectors are combined freely).
- Number of writing/deleting operations (minimum): 10,000 times
- Sector protection
- Expanded sector protection
- Temporaly sector unprotection

Note: A function of reading manufacture code and device code is not provided. These codes are not accessible by command either.

Flash Memory Writing/Deleting

- Writing and reading data is not allowed simultaneously on the Flash memory.
- Data writing and deleting on the Flash memory is performed by the processes as follows: Make a copy of program on Flash memory onto RAM. Then, execute the program copied on the RAM.

List of Registers and Reset Values in Flash Memory

Flash memory control status register (FMCS) bit 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0

×: Undefined

Sector Configuration

For access from CPU, SA0 to SA3 are allocated in FF bank register.

Document Number: 002-07765 Rev. *A Page 53 of 81


13.3 DC Characteristics

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40 °C to +105 °C)

Doromotor	Cumbal	Pin Name	ame Conditions		Value		Unit	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level input	Vihs	CMOS hysteresis input pin	_	0.8 Vcc	_	Vcc + 0.3	V	
voltage	Vінм	MD input pin	_	Vcc - 0.3	_	Vcc + 0.3	V	
"L" level	VILS	CMOS hysteresis input pin	_	Vss - 0.3	_	0.2 Vcc	V	
voltage	VILM	MD input pin	_	Vss - 0.3	_	Vss + 0.3	V	
"H" level output	Vон1	Pins other than P14 to P17	Vcc = 4.5 V, Іон = -4.0 mA	Vcc - 0.5	_	_	٧	
voltage	Voн2	P14 to P17	Vcc = 4.5 V, Іон = -14.0 mA	Vcc - 0.5	_	_	V	
"L" level output	Vol1	Pins other than P14 to P17	Vcc = 4.5 V, lo _L = 4.0 mA	_	_	0.4	V	
voltage	V _{OL2}	P14 to P17	Vcc = 4.5 V, IoL = 20.0 mA	_	_	0.4	V	
Input leak current	lıL	All input pins	Vcc = 5.5 V, Vss < V _I < Vcc	- 5	_	+5	μА	
Power supply current*	Icc	Vcc	Vcc = 5.0 V, Internally operating at 16 MHz, normal operation.	_	25	30	mA	
			Vcc = 5.0 V, Internally operating at 16 MHz, writing on Flash memory.	_	45	50	mA	MB90F387/S
			Vcc = 5.0 V, Internally operating at 16 MHz, deleting on Flash memory.	_	45	50	mA	MB90F387/S
	Iccs		Vcc = 5.0 V, Internally operating at 16 MHz, sleeping.	_	8	12	mA	
	Істѕ		Vcc = 5.0 V, Internally operating at	_	0.75	1.0	mA	MB90F387/S
	_		2 MHz, transition from main clock mode, in time-base timer mode.		0.2	0.35		MB90387/S

Document Number: 002-07765 Rev. *A Page 58 of 81

(Continued)



$$Linear\ error\ of\ digital\ output\ N = \frac{V_{NT} - \{1\ LSB \times\ (N-1) + V_{OT}\}}{1\ LSB} [LSB]$$


 $Differential \ linear \ error \ of \ digital \ output \ N = \frac{V \ (_{N \ + \ 1}) \ _{T} - V_{NT}}{1 \ LSB} - 1 LSB \ [LSB]$


$$1 LSB = \frac{V_{FST} - V_{OT}}{1022}[V]$$


Voт: Voltage at which digital output transits from "000н" to "001н." VFST: Voltage at which digital output transits from "3FEH" to "3FFH."

14. Example Characteristics

MB90F387







(Continued)

Document History

Document Title: MB90387/387S/F387/F387S, MB90V495G, 16-bit Microcontrollers F ² MC-16LX MB90385 Series Document Number:002-07765							
Revision ECN Orig. of Change Date Description of Change							
**	_	AKIH	12/19/2008 Migrated to Cypress and assigned document number 002-07765. No change to document contents or format.				
*A	6059071	SSAS	02/05/2018	Updated to Cypress template Package: FPT-48P-M26> LQA048			

Document Number: 002-07765 Rev. *A Page 80 of 81