

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

upplier Device Package	48-LQFP (7x7)
ackage / Case	48-LQFP
ounting Type	Surface Mount
perating Temperature	-40°C ~ 105°C (TA)
scillator Type	External
ata Converters	A/D 8x8/10b
ltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
M Size	2K x 8
PROM Size	-
gram Memory Type	Mask ROM
gram Memory Size	64KB (64K x 8)
ber of I/O	36
pherals	POR, WDT
nectivity	CANbus, SCI, UART/USART
eed	16MHz
re Size	16-Bit
re Processor	F ² MC-16LX
oduct Status	Active

16-bit Microcontrollers F2MC-16LX MB90385 Series

MB90385 series devices are general-purpose high-performance 16-bit micro controllers designed for process control of consumer products, which require high-speed real-time processing. The devices of this series have the built-in full-CAN interface.

The system, inheriting the architecture of F²MC family, employs additional instruction ready for high-level languages, expanded addressing mode, enhanced multiply-divide instructions, and enriched bit-processing instructions. Furthermore, employment of 32-bit accumulator achieves processing of long-word data (32 bits).

The peripheral resources of MB90385 series include the following:

8/10-bit A/D converter, UART (SCI), 8/16-bit PPG timer, 16-bit input-output timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

Features

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 4 times of oscillation clock (for 4-MHz oscillation clock, 4 MHz to 16 MHz).
- Operation by sub-clock (8.192 kHz) is allowed. (MB90387, MB90F387)
- Minimum execution time of instruction: 62.5 ns (when operating with 4-MHz oscillation clock, and 4-time multiplied PLL clock).

16 Mbyte CPU memory Space

■ 24-bit internal addressing

Instruction System Best Suited to Controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

Instruction System Compatible with High-level Language (C language) and Multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

Increased Processing Speed

■ 4-byte instruction queue

Powerful Interrupt Function with 8 Levels and 34 Factors

Automatic Data Transfer Function Independent of CPU

■ Expanded intelligent I/O service function (EI² OS): Maximum of 16 channels

Low Power Consumption (standby) Mode

■ Sleep mode (a mode that halts CPU operating clock)

- Time-base timer mode (a mode that operates oscillation clock, sub clock, time-base timer and watch timer only)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

Process

■ CMOS technology

I/O Port

■ General-purpose input/output port (CMOS output):

MB90387, MB90F387: 34 ports (including 4 high-current output ports)

MB90387S, MB90F387S: 36 ports (including 4 high-current output ports)

Timer

- Time-base timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit x 4 channels, or 16-bit x 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
 - 16-bit free run timer: 1 channel
 - □ 16-bit input capture: (ICU): 4 channels

Interrupt request is issued upon latching a count value of 16-bit free run timer by detection of an edge on pin input.

CAN Controller: 1 channel

- Compliant with Ver2.0A and Ver2.0B CAN specifications
- 8 built-in message buffers
- Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock)
- CAN wake-up

UART (SCI): 1 channel

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

1. Product Lineup

Parameter	Part Number	MB90F387 MB90F387S	MB90387 MB90387S	MB90V495G			
Classification		Flash ROM	Mask ROM	Evaluation product			
ROM capacity		64 Kby	tes	_			
RAM capacity		2 Kbyt	es	6 Kbytes			
Process			CMOS	<u> </u>			
Package		LQFP-48 (pin pit	ch 0.50 mm)	PGA-256			
Operating powe	r supply voltage	3.5 V to 5	5.5 V	4.5 V to 5.5 V			
Special power s emulator*1	upply for	-		None			
CPU functions		Number of basic instructions Instruction bit length Instruction length Data bit length	: 351 instructions : 8 bits and 16 bits : 1 byte to 7 bytes : 1 bit, 8 bits, 16 bits				
		Minimum instruction execution til		·			
		Interrupt processing time: 1.5 μs	•	· · · · · · · · · · · · · · · · · · ·			
Low power cons (standby) mode		Sleep mode / Watch mode / Time	e-base timer mode / Stop mo	ode / CPU intermittent			
I/O port		General-purpose input/output ports (CMOS output): 34 ports (36 ports*2) including 4 high-current output ports (P14 to P17)					
Time-base timer		18-bit free-run counter Interrupt cycle: 1.024 ms, 4.096 ms, 16.834 ms, 131.072 ms (with oscillation clock frequency at 4 MHz)					
Watchdog timer		Reset generation cycle: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (with oscillation clock frequency at 4 MHz)					
16-bit input/ output timer	16-bit free-run timer	Number of channels: 1 Interrupt upon occurrence of overflow					
	Input capture	Number of channels: 4 Retaining free-run timer value set by pin input (rising edge, falling edge, and both edges)					
16-bit reload timer		Number of channels: 2 16-bit reload timer operation Count clock cycle: 0.25 μs, 0.5 μs, 2.0 μs (at 16-MHz machine clock frequency) External event count is allowed.					
Watch timer		15-bit free-run counter Interrupt cycle: 31.25 ms, 62.5 ms, 12 ms, 250 ms, 500 ms, 1.0 s, 2.0 s (with 8.192 kHz sub clock)					
8/16-bit PPG timer		Number of channels: 2 (four 8-bit channels are available also.) PPG operation is allowed with four 8-bit channels or two 16-bit channels. Outputting pulse wave of arbitrary cycle or arbitrary duty is allowed. Count clock: 62.5 ns to 1 μ s (with 16 MHz machine clock)					
Delay interrupt of	generator module	Interrupt generator module for task switching. Used for realtime OS.					
DTP/External in	terrupt	Number of inputs: 4 Activated by rising edge, falling edge, "H" level or "L" level input. External interrupt or expanded intelligent I/O service (EI2OS) is available.					

Document Number: 002-07765 Rev. *A Page 4 of 81

Part Number Parameter	MB90F387 MB90F387S	MB90387 MB90387S	MB90V495G		
8/10-bit A/D converter	Number of channels: 8 Resolution: Selectable 10-bit or 8-bit. Conversion time: 6.125 µs (at 16 MHz machine clock, including sampling time) Sequential conversion of two or more successive channels is allowed. (Setting a maximum of 8 channels is allowed.) Single conversion mode: Selected channel is converted only once. Sequential conversion mode: Selected channel is converted repetitively. Halt conversion mode: Conversion of selected channel is stopped and activated altonately.				
UART(SCI)	Number of channels: 1 Clock-synchronous transfer: 62.5 kbps to 2 Mbps Clock-asynchronous transfer: 9,615 bps to 500 kbps Communication is allowed by bi-directional serial communication function and master slave type connection.				
CAN	Compliant with Ver 2.0A and Ver 2.0B CAN specifications. 8 built-in message buffers. Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock) CAN wake-up				

^{*1:} Settings of DIP switch S2 for using emulation pod MB2145-507. For details, see MB2145-507 Hardware Manual (2.7 Power Pin solely for Emulator).

2. Packages And Product Models

Package	MB90F387, MB90F387S	MB90387, MB90387S
LQA048	\bigcirc	\circ

: Yes x: No

Note: Refer to Package Dimension for details of the package.

3. Product Comparison

Memory Space


When testing with test product for evaluation, check the differences between the product and a product to be used actually. Pay attention to the following points:

- The MB90V495G has no built-in ROM. However, a special-purpose development tool allows the operations as those of one with built-in ROM. ROM capacity depends on settings on a development tool.
- On MB90V495G, an image from FF4000H to FFFFFFH is viewed on 00 bank and an image of FE0000H to FF3FFFH is viewed only on FE bank and FF bank. (Modified on settings of a development tool.)
- On MB90F387/F387S/387/387S, an image from FF4000н to FFFFFFh is viewed on 00 bank and an image of FE0000н to FF3FFFh is viewed only on FF bank.

Document Number: 002-07765 Rev. *A Page 5 of 81

^{*2:} MB90387S, MB90F387S

4. Pin Assignment



5. Pin Description

Pin No.	Pin Name	Circuit Type	Function
1	AVcc	_	Vcc power input pin for A/D converter.
2	AVR	_	Power (Vref+) input pin for A/D converter. Use as input for Vcc or lower.
3 to 10	P50 to P57	Е	General-purpose input/output ports.
	AN0 to AN7		Functions as analog input pins for A/D converter. Valid when analog input setting is "enabled."
11	P37	D	General-purpose input/output port.
	ADTG		Function as an external trigger input pin for A/D converter. Use the pin by setting as input port.
12	P20	D	General-purpose input/output port.
	TIN0		Function as an event input pin for reload timer 0. Use the pin by setting as input port.
13	P21	D	General-purpose input/output port.
	ТОТ0		Function as an event output pin for reload timer 0. Valid only when output setting is "enabled."
14	P22	D	General-purpose input/output port.
	TIN1		Function as an event input pin for reload timer 1. Use the pin by setting as input port.
15	P23	D	General-purpose input/output port.
	TOT1		Function as an event output pin for reload timer 1. Valid only when output setting is "enabled."
16 to 19	P24 to P27	D	General-purpose input/output ports.
	INT4 to INT7		Functions as external interrupt input pins. Use the pins by setting as input port.
20	MD2	F	Input pin for specifying operation mode. Connect directly to Vss.
21	MD1	С	Input pin for specifying operation mode. Connect directly to Vcc.
22	MD0	С	Input pin for specifying operation mode. Connect directly to Vcc.
23	RST	В	External reset input pin.
24	Vcc	_	Power source (5 V) input pin.
25	Vss	_	Power source (0 V) input pin.
26	O	-	Capacitor pin for stabilizing power source. Connect a ceramic capacitor of approximately 0.1 $\mu\text{F}.$
27	X0	Α	Pin for high-rate oscillation.
28	X1	Α	Pin for high-rate oscillation.
29 to 32	P10 to P13	D	General-purpose input/output ports.
	IN0 to IN3		Functions as trigger input pins of input capture ch.0 to ch.3. Use the pins by setting as input ports.
33 to 36	P14 to P17	G	General-purpose input/output ports. High-current output ports.
	PPG0 to PPG3		Functions as output pins of PPG timers 01 and 23. Valid when output setting is "enabled."
37	P40	D	General-purpose input/output port.
	SIN1		Serial data input pin for UART. Use the pin by setting as input port.
38	P41	D	General-purpose input/output port.
	SCK1		Serial clock input pin for UART. Valid only when serial clock input/output setting on UART is "enabled."

Document Number: 002-07765 Rev. *A Page 7 of 81

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value					
000083н	(Reserved area) *									
000084н	TCANR	Send cancel register	W	CAN controller	0000000В					
000085н		(Reserved area) *								
000086н	TCR	Send completion register	R/W	CAN controller	0000000В					
000087н		(Reserve	ed area) *							
000088н	RCR	Receive completion register	R/W	CAN controller	0000000В					
000089н		(Reserve	ed area) *							
00008Ан	RRTRR	Receive RTR register	R/W	CAN controller	0000000В					
00008Вн		(Reserve	ed area) *							
00008Сн	ROVRR	Receive overrun register	R/W	CAN controller	0000000В					
00008Dн		(Reserve	ed area) *							
00008Ен	RIER	Receive completion interrupt permission register	R/W	CAN controller	0000000В					
00008Fн to 00009Dн		(Reserve	ed area) *							
00009Ен	PACSR	Address detection control register	R/W	Address matching detection function	0000000В					
00009Fн	DIRR	Delay interrupt request generation/ release register	R/W	Delay interrupt generation module	XXXXXXX0 _B					
0000А0н	LPMCR	Lower power consumption mode control register	W,R/W	Lower power consumption mode	00011000в					
0000А1н	CKSCR	Clock selection register	R,R/W	Clock	11111100в					
0000A2н to 0000A7н		(Reserve	ed area) *							
0000А8н	WDTC	Watchdog timer control register	R,W	Watchdog timer	XXXXX111 _B					
0000А9н	TBTC	Time-base timer control register	R/W,W	Time-base timer	1ХХ00100в					
0000ААн	WTC	Watch timer control register	R,R/W	Watch timer	1Х001000в					
0000ABн to 0000ADн	(Reserved area) *									
0000АЕн	FMCS	Flash memory control status register	R,W,R/W	512k-bit Flash memory	000Х0000в					
0000АГн	(Reserved area) *									

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
003С38н, 003С39н	DLCR4	DLC register 4	R/W	CAN controller	XXXXXXXX _B , XXXXXXXX _B
003С3Ан, 003С3Вн	DLCR5	DLC register 5	R/W		XXXXXXX _B , XXXXXXXX _B
003С3Сн, 003С3Dн	DLCR6	DLC register 6	R/W		XXXXXXX _B , XXXXXXX _B
003С3Ен, 003С3Fн	DLCR7	DLC register 7	R/W		XXXXXXX _B , XXXXXXXX _B
003С40н to 003С47н	DTR0	Data register 0	R/W		XXXXXXXB to XXXXXXXXB
003С48н to 003С4Fн	DTR1	Data register 1	R/W		XXXXXXXB to XXXXXXXXB
003С50н to 003С57н	DTR2	Data register 2	R/W		XXXXXXXB to XXXXXXXXB
003С58н to 003С5Fн	DTR3	Data register 3	R/W		XXXXXXXB to XXXXXXXXB
003С60н to 003С67н	DTR4	Data register 4	R/W		XXXXXXXB to XXXXXXXXB
003С68н to 003С6Fн	DTR5	Data register 5	R/W		XXXXXXXB to XXXXXXXB
003С70н to 003С77н	DTR6	Data register 6	Pata register 6 R/W		XXXXXXXB to XXXXXXXXB
003С78н to 003С7Fн	DTR7	Data register 7	R/W		XXXXXXXB to XXXXXXXXB
003С80н to 003СFFн		(Reser	rved area) *		
003D00н, 003D01н	CSR	Control status register	R/W, R	CAN controller	0XXXX001в, 00XXX000в
003D02н	LEIR	Last event display register	R/W		000ХХ000в
003D03н		(Reser	rved area) *	•	•
003D04н, 003D05н	RTEC	EC Send/receive error counter R CAN controller		0000000в, 0000000в	
003D06н, 003D07н	BTR	Bit timing register	R/W		11111111в, X1111111в
003D08н	IDER	IDE register	R/W	7	XXXXXXXXB
003D09н		(Reser	rved area) *	•	•
003D0Ан	TRTRR	Send RTR register	R/W	CAN controller	0000000В
003D0Вн		(Reser	rved area) *		
003D0Сн	RFWTR	Remote frame receive wait register	R/W	CAN controller	XXXXXXXX

Interrupt Source	El ² OS	Interrupt Vector			Interrupt C	Priority*3	
interrupt Source	Readiness	Nun	nber	Address	ICR	Address	Filolity
UART1 reception completed	0	#37	25н	FFFF68 _H	ICR13	0000BDн*1	High
UART1 transmission completed	Δ	#38	26н	FFFF64 _H			↑
Reserved	×	#39	27н	FFFF60 _H	ICR14	0000BEн*1	
Reserved	×	#40	28н	FFFF5CH			
Flash memory	×	#41	29н	FFFF58 _H	ICR15	0000BFн*1	\downarrow
Delay interrupt generation module	×	#42	2Ан	FFFF54 _H			Low

- O: Available
- × : Unavailable
- : Available El²OS function is provided.

 Δ : Available when a cause of interrupt sharing a same ICR is not used.

- *1
 - □ Peripheral functions sharing an ICR register have the same interrupt level.
 - □ If peripheral functions share an ICR register, only one function is available when using expanded intelligent I/O service.
 - ☐ If peripheral functions share an ICR register, a function using expanded intelligent I/O service does not allow interrupt by another function.
- *2: Input capture 1 corresponds to El²OS, however, PPG does not. When using El²OS by input capture 1, interrupt should be disabled for PPG.
- *3:Priority when two or more interrupts of a same level occur simultaneously.

12. Peripheral Resources

12.1 I/O Ports

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). The MB60385 series model is provided with 5 ports (34 inputs). The ports function as input/output pins for peripheral functions also.


I/O Port Functions

An I/O port, using port data resister (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following summarizes functions of the ports and sharing peripheral functions:

- Port 1: General-purpose input/output port, used also for PPG timer output and input capture inputs.
- Port 2: General-purpose input/output port, used also for reload timer input/output and external interrupt input.
- Port 3: General-purpose input/output port, used also for A/D converter activation trigger pin.
- Port 4: General-purpose input/output port, used also for UART input/output and CAN controller send/receive pin.
- Port 5: General-purpose input/output port, used also analog input pin.

Port 5 Pins Block Diagram




Port 5 Registers

- Port 5 registers include port 5 data register (PDR5), port 5 direction register (DDR5), and analog input permission register (ADER).
- Analog input permission register (ADER) allows or disallows input of analog signal to the analog input pin.
- The bits configuring the register correspond to port 5 pins on a one-to-one basis.

Relation between Port 5 Registers and Pins

Port Name	Bits of Register and Corresponding Pins								
Port 5	PDR5, DDR5	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	ADER	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0
	Corresponding pins	P57	P56	P55	P54	P53	P52	P51	P50

Time-base Timer Block Diagram



Actual interrupt request number of time-base timer is as follows:

Interrupt request number: #16 (10H)

12.4 16-bit Input/Output Timer

The 16-bit input/output timer is a compound module composed of 16-bit free-run timer, (1 unit) and input capture (2 units, 4 input pins). The timer, using the 16-bit free-run timer as a basis, enables measurement of clock cycle of an input signal and its pulse width.

Configuration of 16-bit Input/Output Timer

The 16-bit input/output timer is composed of the following modules:

- 16-bit free-run timer (1 unit)
- Input capture (2 units, 2 input pins per unit)

Functions of 16-bit Input/Output Timer

Functions of 16-bit Free-run Timer

The 16-bit free-run timer is composed of 16-bit up counter, timer counter control status register, and prescaler. The 16-bit up counter increments in synchronization with dividing ratio of machine clock.


- Count clock is set among four types of machine clock dividing rates.
- Generation of interrupt is allowed by counter value overflow.
- Activation of expanded intelligent I/O service (El²OS) is allowed by interrupt generation.
- Counter value of 16-bit free-run timer is cleared to "0000H" by either resetting or software-clearing with timer count clear bit (TCCS: CLR).
- Counter value of 16-bit free-run timer is output to input capture, which is available as base time for capture operation.

Functions of Input Capture

The input capture, upon detecting an edge of a signal input to the input pin from external device, stores a counter value of 16-bit freerun timer at the time of detection into the input capture data register. The function includes the input capture data registers corresponding to four input pins, input capture control status register, and edge detection circuit.

- Rising edge, falling edge, and both edges are selectable for detection.
- Generating interrupt on CPU is allowed by detecting an edge of input signal.
- Expanded intelligent I/O service (El²OS) is activated by interrupt generation.
- The four input capture input pins and input capture data registers allows monitoring of a maximum of four events.

16-bit Input/Output Timer Block Diagram



Document Number: 002-07765 Rev. *A Page 32 of 81

12.6 Watch Timer Outline

The watch timer is a 15-bit free-run counter that increments in synchronization with sub clock.

- Interval time is selectable among 7 choices, and generation of interrupt request is allowed for each interval.
- Provides operation clock to the subclock oscillation stabilizing wait timer and watchdog timer.
- Always uses subclock as a count clock regardless of settings of clock selection register (CKSCR).

Interval Timer Function

- In the watch timer, a bit corresponding to the interval time overflows (carry-over) when an interval time, which is specified by interval time selection bit, is reached. Then overflow flag bit is set (WTC: WTOF=1).
- If an interrupt by overflow is permitted (WTC: WTIE=1), an interrupt request is generated upon setting an overflow flag bit.
- Interval time of watch timer is selectable among the following seven choices:

Interval Time of Watch Timer


Sub Clock Cycle	Interval Time
1/SCLK (122 μs)	28/SCLK (31.25 ms)
	2º/SCLK (62.5 ms)
	210/SCLK (125 ms)
	211/SCLK (250 ms)
	212/SCLK (500 ms)
	213/SCLK (1.0 s)
	2 ¹⁴ /SCLK (2.0 s)

SCLK: Sub clock frequency


Values in parentheses "()" are calculation when operating with 8.192 kHz clock.

Document Number: 002-07765 Rev. *A Page 37 of 81


8/16-bit PPG Timer 1 Block Diagram



8/10-bit A/D Converter Block Diagram



UART Block Diagram




12.13 Address Matching Detection Function Outline

The address matching detection function checks if an address of an instruction to be processed next to a currently-processed instruction is identical with an address specified in the detection address register. If the addresses match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction, and process branches to the interrupt process program. Using INT9 interrupt, this function is available for correcting program by batch processing.

Address Matching Detection Function Outline

- An address of an instruction to be processed next to a currently-processed instruction of the program is always retained in an address latch via internal data bus. By the address matching detection function, the address value retained in the address latch is always compared with an address specified in detection address setting register. If the compared address values match with each other, an instruction to be processed next by CPU is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
- Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with interrupt permission bit. Generation of interrupt, which is caused by address matching between the address retained in address latch and the address specified in address setting register, is permitted and prohibited on a register-by-register basis.


Address Matching Detection Function Block Diagram



- Address latch
 - Retains address value output to internal data bus.
- Address detection control register (PACSR)


 Specifies if interrupt is permitted or prohibited when addresses match with each other.
- Detection address setting (PADR0, PADR1)


 Specifies addresses to be compared with values in address latch.




14. Example Characteristics


MB90F387









(Continued)







(Continued)

17. Major Changes

Spansion Publication Number: DS07-13717-5E

Page	Section	Change Results
4		Changed the number of channel of 8/16 bit PPG timer. or one 16-bit channel → or two 16-bit channels
13		Changed the direction of arrow of TIN0, TIN1 signals of 16-bit reload timer. right arrow (output) → left arrow (input)
67	4. AC Characteristics	Changed the value of Serial clock. Serial clock "H" pulse width: 4tcp→2tcp Serial clock "L" pulse width: 4tcp→2tcp

NOTE: Please see "Document History" about later revised information.

Document Number: 002-07765 Rev. *A Page 79 of 81