



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f387pmt-g-n2e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f387pmt-g-n2e1</a>

Part Number Parameter	MB90F387 MB90F387S	MB90387 MB90387S	MB90V495G
8/10-bit A/D converter	Number of channels: 8 Resolution: Selectable 10-bit or 8-bit. Conversion time: 6.125 $\mu$ s (at 16 MHz machine clock, including sampling time) Sequential conversion of two or more successive channels is allowed. (Setting a maximum of 8 channels is allowed.) Single conversion mode: Selected channel is converted only once. Sequential conversion mode: Selected channel is converted repetitively. Halt conversion mode: Conversion of selected channel is stopped and activated alternately.		
UART(SCI)	Number of channels: 1 Clock-synchronous transfer: 62.5 kbps to 2 Mbps Clock-asynchronous transfer: 9,615 bps to 500 kbps Communication is allowed by bi-directional serial communication function and master/slave type connection.		
CAN	Compliant with Ver 2.0A and Ver 2.0B CAN specifications. 8 built-in message buffers. Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock) CAN wake-up		

\*1: Settings of DIP switch S2 for using emulation pod MB2145-507. For details, see MB2145-507 Hardware Manual (2.7 Power Pin solely for Emulator).

\*2: MB90387S, MB90F387S

## 2. Packages And Product Models

Package	MB90F387, MB90F387S	MB90387, MB90387S
LQA048	○	○

○ : Yes ×: No

Note: Refer to Package Dimension for details of the package.


## 3. Product Comparison

### Memory Space

When testing with test product for evaluation, check the differences between the product and a product to be used actually. Pay attention to the following points:

- The MB90V495G has no built-in ROM. However, a special-purpose development tool allows the operations as those of one with built-in ROM. ROM capacity depends on settings on a development tool.
- On MB90V495G, an image from FF4000<sub>H</sub> to FFFFFFF<sub>H</sub> is viewed on 00 bank and an image of FE0000<sub>H</sub> to FF3FFF<sub>H</sub> is viewed only on FE bank and FF bank. (Modified on settings of a development tool.)
- On MB90F387/F387S/387/387S, an image from FF4000<sub>H</sub> to FFFFFFF<sub>H</sub> is viewed on 00 bank and an image of FE0000<sub>H</sub> to FF3FFF<sub>H</sub> is viewed only on FF bank.

## 8. Block Diagram



## 9. Memory Map

MB90385 series allows specifying a memory access mode "single chip mode."

### 9.1 Memory Allocation of MB90385

MB90385 series model has 24-bit wide internal address bus and up to 24-bit bus of external address bus. A maximum of 16-Mbyte memory space of external access memory is accessible.

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
003D0D <sub>H</sub>	(Reserved area) *				
003D0E <sub>H</sub>	TIER	Send completion interrupt permission register	R/W	CAN controller	00000000 <sub>B</sub>
003D0F <sub>H</sub>	(Reserved area) *				
003D10 <sub>H</sub> , 003D11 <sub>H</sub>	AMSR	Acceptance mask selection register	R/W	CAN controller	XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003D12 <sub>H</sub> , 003D13 <sub>H</sub>	(Reserved area) *				
003D14 <sub>H</sub> to 003D17 <sub>H</sub>	AMR0	Acceptance mask register 0	R/W	CAN controller	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003D18 <sub>H</sub> to 003D1B <sub>H</sub>	AMR1	Acceptance mask register 1	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003D1C <sub>H</sub> to 003DFF <sub>H</sub>	(Reserved area) *				
003E00 <sub>H</sub> to 003EFF <sub>H</sub>	(Reserved area) *				
003FF0 <sub>H</sub> to 003FFF <sub>H</sub>	(Reserved area) *				

Initial values:

0: Initial value of this bit is "0."

1: Initial value of this bit is "1."

X: Initial value of this bit is undefined.

\*: "Reserved area" should not be written anything. Result of reading from "Reserved area" is undefined.

## 11. Interrupt Sources, Interrupt Vectors, And Interrupt Control Registers

Interrupt Source	E <sup>2</sup> OS Readiness	Interrupt Vector			Interrupt Control Register		Priority* <sup>3</sup>
		Number		Address	ICR	Address	
Reset	×	#08	08 <sub>H</sub>	FFFFDC <sub>H</sub>	—	—	High ↑
INT 9 instruction	×	#09	09 <sub>H</sub>	FFFFD8 <sub>H</sub>	—	—	
Exceptional treatment	×	#10	0A <sub>H</sub>	FFFFD4 <sub>H</sub>	—	—	
CAN controller reception completed (RX)	′	#11	0B <sub>H</sub>	FFFFD0 <sub>H</sub>	ICR00	0000B0 <sub>H</sub> * <sup>1</sup>	
CAN controller transmission completed (TX) / Node status transition (NS)	′	#12	0C <sub>H</sub>	FFFFCC <sub>H</sub>			
Reserved	×	#13	0D <sub>H</sub>	FFFFC8 <sub>H</sub>	ICR01	0000B1 <sub>H</sub>	
Reserved	×	#14	0E <sub>H</sub>	FFFFC4 <sub>H</sub>			
CAN wakeup	Δ	#15	0F <sub>H</sub>	FFFFC0 <sub>H</sub>	ICR02	0000B2 <sub>H</sub> * <sup>1</sup>	
Time-base timer	×	#16	10 <sub>H</sub>	FFFFBC <sub>H</sub>			
16-bit reload timer 0	Δ	#17	11 <sub>H</sub>	FFFFB8 <sub>H</sub>	ICR03	0000B3 <sub>H</sub> * <sup>1</sup>	
8/10-bit A/D converter	Δ	#18	12 <sub>H</sub>	FFFFB4 <sub>H</sub>			
16-bit free-run timer overflow	Δ	#19	13 <sub>H</sub>	FFFFB0 <sub>H</sub>	ICR04	0000B4 <sub>H</sub> * <sup>1</sup>	
Reserved	×	#20	14 <sub>H</sub>	FFFFAC <sub>H</sub>			
Reserved	×	#21	15 <sub>H</sub>	FFFFA8 <sub>H</sub>	ICR05	0000B5 <sub>H</sub> * <sup>1</sup>	
PPG timer ch0, ch1 underflow	′	#22	16 <sub>H</sub>	FFFFA4 <sub>H</sub>			
Input capture 0-input	Δ	#23	17 <sub>H</sub>	FFFFA0 <sub>H</sub>	ICR06	0000B6 <sub>H</sub> * <sup>1</sup>	
External interrupt (INT4/INT5)	Δ	#24	18 <sub>H</sub>	FFFF9C <sub>H</sub>			
Input capture 1-input	Δ	#25	19 <sub>H</sub>	FFFF98 <sub>H</sub>	ICR07	0000B7 <sub>H</sub> * <sup>2</sup>	
PPG timer ch2, ch3 underflow	′	#26	1A <sub>H</sub>	FFFF94 <sub>H</sub>			
External interrupt (INT6/INT7)	Δ	#27	1B <sub>H</sub>	FFFF90 <sub>H</sub>	ICR08	0000B8 <sub>H</sub> * <sup>1</sup>	
Watch timer	Δ	#28	1C <sub>H</sub>	FFFF8C <sub>H</sub>			
Reserved	×	#29	1D <sub>H</sub>	FFFF88 <sub>H</sub>	ICR09	0000B9 <sub>H</sub> * <sup>1</sup>	
Input capture 2-input Input capture 3-input	′	#30	1E <sub>H</sub>	FFFF84 <sub>H</sub>			
Reserved	×	#31	1F <sub>H</sub>	FFFF80 <sub>H</sub>	ICR10	0000BA <sub>H</sub> * <sup>1</sup>	
Reserved	×	#32	20 <sub>H</sub>	FFFF7C <sub>H</sub>			
Reserved	×	#33	21 <sub>H</sub>	FFFF78 <sub>H</sub>	ICR11	0000BB <sub>H</sub> * <sup>1</sup>	
Reserved	×	#34	22 <sub>H</sub>	FFFF74 <sub>H</sub>			
Reserved	×	#35	23 <sub>H</sub>	FFFF70 <sub>H</sub>	ICR12	0000BC <sub>H</sub> * <sup>1</sup>	
16-bit reload timer 1	○	#36	24 <sub>H</sub>	FFFF6C <sub>H</sub>			

Interrupt Source	EI <sup>2</sup> OS Readiness	Interrupt Vector		Interrupt Control Register		Priority* <sup>3</sup>
		Number	Address	ICR	Address	
UART1 reception completed	◎	#37	25 <sub>H</sub>	FFFF68 <sub>H</sub>	ICR13	High ↑
UART1 transmission completed	△	#38	26 <sub>H</sub>	FFFF64 <sub>H</sub>		
Reserved	×	#39	27 <sub>H</sub>	FFFF60 <sub>H</sub>	ICR14	
Reserved	×	#40	28 <sub>H</sub>	FFFF5C <sub>H</sub>		
Flash memory	×	#41	29 <sub>H</sub>	FFFF58 <sub>H</sub>	ICR15	↓ Low
Delay interrupt generation module	×	#42	2A <sub>H</sub>	FFFF54 <sub>H</sub>		

○ : Available

× : Unavailable

◎ : Available EI<sup>2</sup>OS function is provided.

△: Available when a cause of interrupt sharing a same ICR is not used.

- \*1:
- Peripheral functions sharing an ICR register have the same interrupt level.
  - If peripheral functions share an ICR register, only one function is available when using expanded intelligent I/O service.
  - If peripheral functions share an ICR register, a function using expanded intelligent I/O service does not allow interrupt by another function.

\*2: Input capture 1 corresponds to EI<sup>2</sup>OS, however, PPG does not. When using EI<sup>2</sup>OS by input capture 1, interrupt should be disabled for PPG.

\*3: Priority when two or more interrupts of a same level occur simultaneously.

## 12. Peripheral Resources

### 12.1 I/O Ports

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). The MB60385 series model is provided with 5 ports (34 inputs). The ports function as input/output pins for peripheral functions also.

#### I/O Port Functions

An I/O port, using port data register (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following summarizes functions of the ports and sharing peripheral functions:

- Port 1: General-purpose input/output port, used also for PPG timer output and input capture inputs.
- Port 2: General-purpose input/output port, used also for reload timer input/output and external interrupt input.
- Port 3: General-purpose input/output port, used also for A/D converter activation trigger pin.
- Port 4: General-purpose input/output port, used also for UART input/output and CAN controller send/receive pin.
- Port 5: General-purpose input/output port, used also analog input pin.

## 12.2 Time-Base Timer

The time-base time is an 18-bit free-run counter (time-base timer counter) that counts up in synchronization with the main clock (dividing main oscillation clock by 2).

- Four choices of interval time are selectable, and generation of interrupt request is allowed for each interval time.
- Provides operation clock signal to oscillation stabilizing wait timer and peripheral functions.

### Interval Timer Function

- When the counter of time-base timer reaches an interval time specified by interval time selection bit (TBTC: TBC1, TBC0), an overflow (carrying-over) occurs (TBTC: TBOF=1) and interrupt request is generated.
- If an interrupt by overflow is permitted (TBTC: TBIE=1), an interrupt is generated when overflow occurs (TBTC: TBOF=1).
- The following four interval time settings are selectable:

#### Interval Time of Time-base Timer

Count Clock	Interval Time
2/HCLK (0.5 $\mu$ s)	$2^{12}$ /HCLK (Approx. 1.0 ms)
	$2^{14}$ /HCLK (Approx. 4.1 ms)
	$2^{16}$ /HCLK (Approx. 16.4 ms)
	$2^{19}$ /HCLK (Approx. 131.1 ms)

HCLK: Oscillation clock

Values in parentheses “( )” are those under operation of 4-MHz oscillation clock.

## 12.4 16-bit Input/Output Timer

The 16-bit input/output timer is a compound module composed of 16-bit free-run timer, (1 unit) and input capture (2 units, 4 input pins). The timer, using the 16-bit free-run timer as a basis, enables measurement of clock cycle of an input signal and its pulse width.

### Configuration of 16-bit Input/Output Timer

The 16-bit input/output timer is composed of the following modules:

- 16-bit free-run timer (1 unit)
- Input capture (2 units, 2 input pins per unit)

### Functions of 16-bit Input/Output Timer

#### *Functions of 16-bit Free-run Timer*

The 16-bit free-run timer is composed of 16-bit up counter, timer counter control status register, and prescaler. The 16-bit up counter increments in synchronization with dividing ratio of machine clock.


- Count clock is set among four types of machine clock dividing rates.
- Generation of interrupt is allowed by counter value overflow.
- Activation of expanded intelligent I/O service (EI<sup>2</sup>OS) is allowed by interrupt generation.
- Counter value of 16-bit free-run timer is cleared to "0000<sub>H</sub>" by either resetting or software-clearing with timer count clear bit (TCCS: CLR).
- Counter value of 16-bit free-run timer is output to input capture, which is available as base time for capture operation.

#### *Functions of Input Capture*

The input capture, upon detecting an edge of a signal input to the input pin from external device, stores a counter value of 16-bit free-run timer at the time of detection into the input capture data register. The function includes the input capture data registers corresponding to four input pins, input capture control status register, and edge detection circuit.

- Rising edge, falling edge, and both edges are selectable for detection.
- Generating interrupt on CPU is allowed by detecting an edge of input signal.
- Expanded intelligent I/O service (EI<sup>2</sup>OS) is activated by interrupt generation.
- The four input capture input pins and input capture data registers allows monitoring of a maximum of four events.

### 16-bit Input/Output Timer Block Diagram





## 12.5 16-bit Reload Timer

The 16-bit reload timer has the following functions:

- Count clock is selectable among 3 internal clocks and external event clock.
- Activation trigger is selectable between software trigger and external trigger.
- Generation of CPU interrupt is allowed upon occurrence of underflow on 16-bit timer register. Available as an interval timer using the interrupt function.
- When underflow of 16-bit timer register (TMR) occurs, one of two reload modes is selectable between one-shot mode that halts counting operation of TMR, and reload mode that reloads 16-bit reload register value to TMR, continuing TMR counting operation.
- The 16-bit reload timer is ready for expanded intelligent I/O service (EI<sup>2</sup>OS).
- MB90385 series device has 2 channels of built-in 16-bit reload timer.

### Operation Mode of 16-bit Reload Timer

Count Clock	Activation Trigger	Operation upon Underflow
Internal clock mode	Software trigger, external trigger	One-shot mode, reload mode
Event count mode	Software trigger	One-shot mode, reload mode

#### Internal Clock Mode

- The 16-bit reload timer is set to internal clock mode, by setting count clock selection bit (TMCSR: CSL1, CSL0) to "00<sub>b</sub>", "01<sub>b</sub>", "10<sub>b</sub>".
- In the internal clock mode, the counter decrements in synchronization with the internal clock.
- Three types of count clock cycles are selectable by count clock selection bit (TMCSR: CSL1, CSL0) in timer control status register.
- Edge detection of software trigger or external trigger is specified as an activation trigger.

### **12.7 8/16-bit PPG Timer Outline**

The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0 and PPG1) that allows outputting pulses of arbitrary cycle and duty cycle. Combination of the two channels allows selection among the following operations:

- 8-bit PPG output 2-channel independent operation mode
- 16-bit PPG output operation mode
- 8-bit and 8-bit PPG output operation mode


MB90385 series device has two 8/16-bit built-in PPG timers. This section describes functions of PPG0/1. PPG2/3 have the same functions as those of PPG0/1.

### **Functions of 8/16-bit PPG Timer**

The 8/16-bit PPG timer is composed of four 8-bit reload register (PRLH0/PRLL0, PRLH1/PRLL1) and two PPG down counters (PCNT0, PCNT1).

- Widths of “H” and “L” in output pulse are specifiable independently. Cycle and duty factor of output pulse is specifiable arbitrarily.
- Count clock is selectable among 6 internal clocks.
- The timer is usable as an interval timer, by generating interrupt requests for each interval.
- The time is usable as a D/A converter, with an external circuit.

8/16-bit PPG Timer 0 Block Diagram



— : Undefined


Reserved: Reserved bit

HCLK : Oscillation clock frequency

φ : Machine clock frequency

\* : Interrupt output of 8/16-bit PPG timer 0 is incorporated into one by the OR circuit against interrupt output of 8/16-bit PPG timer 1.

### 8/16-bit PPG Timer 1 Block Diagram



— : Undefined  
Reserved: Reserved bit  
HCLK : Oscillation clock frequency  
 $\phi$  : Machine clock frequency  
\* : Interrupt output of 8/16-bit PPG timer 1 is incorporated into one by the OR circuit against interrupt output of 8/16-bit PPG timer 0.

## 12.11 UART Outline

UART is a general-purpose serial data communication interface for synchronous and asynchronous communication using external devices.

- Provided with bi-directional communication function for both clock-synchronous and clock-asynchronous modes.
- Provided with master/slave communication function (multi-processor mode). (Only master side is available.)
- Interrupt request is generated upon completion of reception, completion of transmission and detection of reception error.
- Ready for expanded intelligent service, EI<sup>2</sup>OS.

**Table 12-3. UART Functions**

	Description
Data buffer	Full-duplex double buffer
Transmission mode	Clock synchronous (No start/stop bit, no parity bit) Clock asynchronous (start-stop synchronous)
Baud rate	Built-in special-purpose baud-rate generator. Setting is selectable among 8 values. Input of external values is allowed. Use of clock from external timer (16-bit reload timer 0) is allowed.
Data length	7 bits (only asynchronous normal mode) 8 bits
Signaling system	Non Return to Zero (NRZ) system
Reception error detection	Framing error Overrun error Parity error (not detectable in operation mode 1 (multi-processor mode))
Interrupt request	Receive interrupt (reception completed, reception error detected) Transmission interrupt (transmission completed) Ready for expanded intelligent I/O service (EI <sup>2</sup> OS) in both transmission and reception
Master/slave communication function (asynchronous, multi-processor mode)	Communication between 1 (master) and n (slaves) are available (usable as master only).

Note: Start/stop bit is not added upon clock-synchronous transmission. Data only is transmitted.

**Table 12-4. UART Operation Modes**

Operation Mode		Data Length		Synchronization	Stop Bit Length
		With Parity	Without Parity		
0	Asynchronous mode (normal mode)	7-bit or 8-bit		Asynchronous	1- bit or 2-bit *2
1	Multi processor mode	8+1 *1	—	Asynchronous	
2	Synchronous mode	8	—	Synchronous	No

—: Disallowed

1: “+1” is an address/data selection bit used for communication control (bit 11 of SCR1 register: A/D).

2: Only 1 bit is detected as a stop bit on data reception.

### 12.15 512 Kbit Flash Memory Outline

The following three methods are provided for data writing and deleting on Flash memory:

1. Parallel writer
2. Serial special-purpose writer
3. Writing/deleting by program execution

This section describes "3. Writing/deleting by program execution."

#### 512 Kbit Flash Memory Outline

The 512 Kbit Flash memory is allocated on FF<sub>H</sub> bank of CPU memory map. Using the function of Flash memory interface circuit, the memory allows read access and program access from CPU.

Writing/deleting on Flash memory is performed by instruction from CPU via Flash memory interface. Because rewriting is allowed on mounted memory, modifying program and data is performed efficiently.

#### Features of 512 Kbit Flash Memory

- 128 K words x 8 bits/64 K words x 16 bits (16 K + 8 K + 8 K + 32 K) sector configuration
- Automatic program algorithm (Embedded Algorithm: Similar to MBM29LV200.)
- Built-in deletion pause/deletion resume function
- Detection of completed writing/deleting by data polling and toggle bits.
- Detection of completed writing/deleting by CPU interrupt.
- Deletion is allowed on a sector-by-sector basis (sectors are combined freely).
- Number of writing/deleting operations (minimum): 10,000 times
- Sector protection
- Expanded sector protection
- Temporal sector unprotection

Note: A function of reading manufacture code and device code is not provided. These codes are not accessible by command either.

#### Flash Memory Writing/Deleting

- Writing and reading data is not allowed simultaneously on the Flash memory.
- Data writing and deleting on the Flash memory is performed by the processes as follows: Make a copy of program on Flash memory onto RAM. Then, execute the program copied on the RAM.

#### List of Registers and Reset Values in Flash Memory

Flash memory control status register (FMCS)		bit							
		7	6	5	4	3	2	1	0
		0	0	0	X	0	0	0	0
x : Undefined									

#### Sector Configuration

For access from CPU, SA0 to SA3 are allocated in FF bank register.

**Sector Configuration of 512 Kbit Flash Memory**

Flash memory	CPU address	Writer address*
SA0 (32 Kbytes)	FF0000H	70000H
	FF7FFFH	77FFFH
SA1 (8 Kbytes)	FF8000H	78000H
	FF9FFFH	79FFFH
SA2 (8 Kbytes)	FFA000H	7A000H
	FFBFFFH	7BFFFH
SA3 (16 Kbytes)	FFC000H	7C000H
	FFFFFFH	7FFFFH

\*: "Writer address" is an address equivalent to CPU address, which is used when data is written on Flash memory, using parallel writer. When writing/deleting data with general-purpose writer, the writer address is used for writing and deleting.

(V<sub>CC</sub> = 5.0 V ±10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current*	I <sub>CC</sub> L	V <sub>CC</sub>	V <sub>CC</sub> = 5.0 V, Internally operating at 8 kHz, subclock operation, T <sub>A</sub> = + 25°C	—	0.3	1.2	mA	MB90F387/S
	I <sub>CC</sub> LS		V <sub>CC</sub> = 5.0 V, Internally operating at 8 kHz, subclock, sleep mode, T <sub>A</sub> = + 25°C	—	40	100	μA	MB90387/S
	I <sub>CC</sub> T		V <sub>CC</sub> = 5.0 V, Internally operating at 8 kHz, watch mode, T <sub>A</sub> = + 25°C	—	8	25	μA	
	I <sub>CC</sub> H		Stopping, T <sub>A</sub> = + 25°C	—	5	20	μA	
Input capacity	C <sub>IN</sub>	Other than AV <sub>CC</sub> , AV <sub>SS</sub> , AVR, C, V <sub>CC</sub> , V <sub>SS</sub>	—	—	5	15	pF	
Pull-up resistor	R <sub>UP</sub>	RST	—	25	50	100	kΩ	
Pull-down resistor	R <sub>DOWN</sub>	MD2	—	25	50	100	kΩ	Flash product is not provided with pull-down resistor.


\*: Test conditions of power supply current are based on a device using external clock.




### 13.4.3 Power-on Reset

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Power supply rise time	$t_R$	$V_{CC}$	—	0.05	30	ms	
Power supply shutdown time	$t_{OFF}$	$V_{CC}$		1	—	ms	Waiting time until power-on



Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, raise the power smoothly by suppressing variation of voltages as shown below. When raising the power, do not use PLL clock. However, if voltage drop is 1V/s or less, use of PLL clock is allowed during operation.



• Timer input timing




13.4.6 Trigger Input Timing

(V<sub>CC</sub> = 4.5 V to 5.5 V, V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t <sub>TRGH</sub> t <sub>TRGL</sub>	INT4 to INT7, ADTG	—	5 t <sub>CP</sub> *	—	ns	

\*: Refer to Clock Timing ratings for t<sub>CP</sub> (internal operation clock cycle time).

• Trigger input timing



### 13.5 A/D Converter



( $V_{CC} = AV_{CC} = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $3.0\text{ V} \leq AVR - AV_{SS}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Nonlinear error	—	—	—	—	$\pm 2.5$	LSB	
Differential linear error	—	—	—	—	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	$AV_{SS} - 1.5\text{ LSB}$	$AV_{SS} + 0.5\text{ LSB}$	$AV_{SS} + 2.5\text{ LSB}$	V	1 LSB = $(AVR - AV_{SS}) / 1024$
Full-scale transition voltage	$V_{FST}$	AN0 to AN7	$AVR - 3.5\text{ LSB}$	$AVR - 1.5\text{ LSB}$	$AVR + 0.5\text{ LSB}$	V	
Compare time	—	—	66 $t_{CP}^{*1}$	—	—	ns	With 16 MHz machine clock $5.5\text{ V} \geq AV_{CC} \geq 4.5\text{ V}$
			88 $t_{CP}^{*1}$	—	—	ns	With 16 MHz machine clock $4.5\text{ V} > AV_{CC} \geq 4.0\text{ V}$
Sampling time	—	—	32 $t_{CP}^{*1}$	—	—	ns	With 16 MHz machine clock $5.5\text{ V} \geq AV_{CC} \geq 4.5\text{ V}$
			128 $t_{CP}^{*1}$	—	—	ns	With 16 MHz machine clock $4.5\text{ V} > AV_{CC} \geq 4.0\text{ V}$
Analog port input current	$I_{AIN}$	AN0 to AN7	—	—	10	$\mu\text{A}$	
Analog input voltage	$V_{AIN}$	AN0 to AN7	$AV_{SS}$	—	AVR	V	
Reference voltage	—	AVR	$AV_{SS} + 2.7$	—	$AV_{CC}$	V	
Power supply current	$I_A$	$AV_{CC}$	—	3.5	7.5	mA	
	$I_{AH}$	$AV_{CC}$	—	—	5	$\mu\text{A}$	*2
Reference voltage supplying current	$I_R$	AVR	—	165	250	$\mu\text{A}$	
	$I_{RH}$	AVR	—	—	5	$\mu\text{A}$	*2
Variation among channels	—	AN0 to AN7	—	—	4	LSB	

\*1: Refer to Clock Timing on AC Characteristics.

\*2: If A/D converter is not operating, a current when CPU is stopped is applicable ( $V_{CC}=AV_{CC}=AVR=5.0\text{ V}$ ).

(Continued)



$$\text{Linear error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} [\text{LSB}]$$

$$\text{Differential linear error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB} [\text{LSB}]$$




$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} [\text{V}]$$

$V_{OT}$ : Voltage at which digital output transits from "000<sub>H</sub>" to "001<sub>H</sub>."

$V_{FST}$ : Voltage at which digital output transits from "3FE<sub>H</sub>" to "3FF<sub>H</sub>."

14. Example Characteristics

MB90F387



(Continued)