

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f387pmt-gte1

# MB90387/387S/F387/F387S MB90V495G

## **Contents**

Product Lineup	. 4
Packages And Product Models	. 5
Product Comparison	. 5
Pin Assignment	. 6
Pin Description	. 7
I/O Circuit Type	. 9
Handling Devices	10
Block Diagram	12
Memory Map  Memory Allocation of MB90385  Memory Map	12
I/O Map	14
Interrupt Sources, Interrupt Vectors, And Interrupt Contr Registers	
Peripheral Resources	22
I/O Ports Time-Base Timer	28
Watchdog Timer	32
Watch Timer Outline	37

Delay Interrupt Generation Module Outline	42
DTP/External Interrupt and CAN Wakeup Outline	43
8/10-bit A/D Converter	45
UART Outline	47
CAN Controller	49
Address Matching Detection Function Outline	51
ROM Mirror Function Selection Module Outline	52
512 Kbit Flash Memory Outline	
Electrical Characteristics	55
Absolute Maximum Rating	
Recommended Operating Conditions	
DC Characteristics	
AC Characteristics	
A/D Converter	67
Definition of A/D Converter Terms	
Notes on A/D Converter Section	70
Flash Memory Program/Erase Characteristics	
Example Characteristics	71
Ordering Information	77
Package Dimension	78
Major Changes	79
Document History	80
Sales, Solutions, and Legal Information	
	٠.

#### **Notes When Using No Sub Clock**

■ If an oscillator is not connected to X0A and X1A pin, apply pull-down resistor to X0A pin and leave X1A pin open.

#### **About Power Supply Pins**

- If two or more Vcc and Vss pins exist, the pins that should be at the same potential are connected to each other inside the device. For reducing unwanted emissions and preventing malfunction of strobe signals caused by increase of ground level, however, be sure to connect the Vcc and Vss pins to the power source and the ground externally.
- Pay attention to connect a power supply to Vcc and Vss of MB90385 series device in a lowest-possible impedance.
- Near pins of MB90385 series device, connecting a bypass capacitor is recommended at 0.1 μF across Vcc pin and Vss pin.

#### **Crystal Oscillator Circuit**

- Noises around X0 and X1 pins cause malfunctions on a MB90385 series device. Design a print circuit so that X0 and X1 pins, an crystal oscillator (or a ceramic oscillator), and bypass capacitor to the ground become as close as possible to each other. Furthermore, avoid wires to X0 and X1 pins crossing each other as much as possible.
- Print circuit designing that surrounds X0 and X1 pins with grounding wires, which ensures stable operation, is strongly recommended.

#### Caution on Operations during PLL Clock Mode

■ If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

#### Sequence of Turning on Power of A/D Converter and Applying Analog Input

- Be sure to turn on digital power (Vcc) before applying signals to the A/D converter and applying analog input signals (AN0 to AN7 pins).
- Be sure to turn off the power of A/D converter and analog input before turning off the digital power source.
- Be sure not to apply AVR exceeding AVcc when turning on and off. (No problems occur if analog and digital power is turned on and off simultaneously.)

#### Handling Pins When A/D Converter is Not Used

■ If the A/D converter is not used, connect the pins under the following conditions: "AVcc=AVR=Vcc," and "AVss=Vss"

#### Note on Turning on Power

■ For preventing malfunctions on built-in step-down circuit, maintain a minimum of 50 μs of voltage rising time (between 0.2 V and 2.7V) when turning on the power.

#### Stabilization of Supply Voltage

■ A sudden change in the supply voltage may cause the device to malfunction even within the specified Vcc supply voltage operating range. Therefore, the Vcc supply voltage should be stabilized.

For reference, the supply voltage should be controlled so that  $V_{cc}$  ripple variations (peak-to-peak values) at commercial frequencies (50 Hz / 60 Hz) fall below 10% of the standard  $V_{cc}$  supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

Document Number: 002-07765 Rev. \*A Page 11 of 81

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value						
000083н		(Reserve	ed area) *	1							
000084н	TCANR	Send cancel register	W	CAN controller	0000000В						
000085н		(Reserved area) *									
000086н	TCR	Send completion register	R/W	CAN controller	0000000В						
000087н		(Reserve	ed area) *								
000088н	RCR	Receive completion register	R/W	CAN controller	0000000В						
000089н		(Reserve	ed area) *								
00008Ан	RRTRR	Receive RTR register	R/W	CAN controller	0000000В						
00008Вн		(Reserve	ed area) *								
00008Сн	ROVRR	Receive overrun register	R/W	CAN controller	0000000В						
00008Dн		(Reserve	ed area) *								
00008Ен	RIER	Receive completion interrupt permission register	R/W	CAN controller	0000000В						
00008Fн to 00009Dн		(Reserve	ed area) *								
00009Ен	PACSR	Address detection control register	R/W	Address matching detection function	0000000В						
00009Fн	DIRR	Delay interrupt request generation/ release register	R/W	Delay interrupt generation module	XXXXXXX0 <sub>B</sub>						
0000А0н	LPMCR	Lower power consumption mode control register	W,R/W	Lower power consumption mode	00011000в						
0000А1н	CKSCR	Clock selection register	R,R/W	Clock	11111100в						
0000A2н to 0000A7н		(Reserve	ed area) *								
0000А8н	WDTC	Watchdog timer control register	R,W	Watchdog timer	XXXXX111 <sub>B</sub>						
0000А9н	TBTC	Time-base timer control register	R/W,W	Time-base timer	1ХХ00100в						
0000ААн	WTC	Watch timer control register	R,R/W	Watch timer	1Х001000в						
0000ABн to 0000ADн		(Reserve	ed area) *								
0000АЕн	FMCS	Flash memory control status register	R,W,R/W	512k-bit Flash memory	000Х0000в						
0000АГн		(Reserve	ed area) *								

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
003910н	PRLL0	PPG0 reload register L	R/W	8/16-bit PPG timer	XXXXXXXXB
003911н	PRLH0	PPG0 reload register H	R/W		XXXXXXXXB
003912н	PRLL1	PPG1 reload register L	R/W		XXXXXXXXB
003913н	PRLH1	PPG1 reload register H	XXXXXXXXB		
003914н	PRLL2	PPG2 reload register L	R/W		XXXXXXXXB
003915н	PRLH2	PPG2 reload register H	R/W		XXXXXXXXB
003916н	PRLL3	PPG3 reload register L	R/W		XXXXXXXXB
003917н	PRLH3	PPG3 reload register H	R/W		XXXXXXXXB
003918н to 00392Fн			(Reserved area) *		
003930н to 003BFFн			(Reserved area) *		
003С00н to 003С0Fн		RAM	(General-purpose R	AM)	
003С10н to 003С13н	IDR0	ID register 0	R/W	CAN controller	XXXXXXXB to XXXXXXXXB
003С14н to 003С17н	IDR1	ID register 1	R/W		XXXXXXXB to XXXXXXXXB
003С18н to 003С1Вн	IDR2	ID register 2	R/W		XXXXXXXB to XXXXXXXXB
003С1Сн to 003С1Fн	IDR3	ID register 3	R/W		XXXXXXXB to XXXXXXXXB
003С20н to 003С23н	IDR4	ID register 4	R/W		XXXXXXXB to XXXXXXXXB
003С24н to 003С27н	IDR5	ID register 5	R/W		XXXXXXXB to XXXXXXXXB
003С28н to 003С2Вн	IDR6	ID register 6	R/W		XXXXXXXB to XXXXXXXXB
003С2Сн to 003С2Fн	IDR7	ID register 7	R/W		XXXXXXXB to XXXXXXXXB
003С30н, 003С31н	DLCR0	DLC register 0	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003С32н, 003С33н	DLCR1	DLC register 1	R/W		XXXXXXXB, XXXXXXXXB
003С34н, 003С35н	DLCR2	DLC register 2	R/W		XXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003С36н, 003С37н	DLCR3	DLC register 3	R/W		XXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
003С38н, 003С39н	DLCR4	DLC register 4	R/W	CAN controller	XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003С3Ан, 003С3Вн	DLCR5	DLC register 5	R/W		XXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003С3Сн, 003С3Dн	DLCR6	DLC register 6	R/W		XXXXXXX <sub>B</sub> , XXXXXXX <sub>B</sub>
003С3Ен, 003С3Fн	DLCR7	DLC register 7	R/W		XXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003С40н to 003С47н	DTR0	Data register 0	R/W		XXXXXXXB to XXXXXXXXB
003С48н to 003С4Fн	DTR1	Data register 1	R/W		XXXXXXXB to XXXXXXXXB
003С50н to 003С57н	DTR2	Data register 2	R/W		XXXXXXXB to XXXXXXXXB
003С58н to 003С5Fн	DTR3	Data register 3	R/W		XXXXXXXB to XXXXXXXXB
003С60н to 003С67н	DTR4	Data register 4	R/W		XXXXXXXB to XXXXXXXXB
003С68н to 003С6Fн	DTR5	Data register 5	R/W		XXXXXXXB to XXXXXXXB
003С70н to 003С77н	DTR6	Data register 6	R/W		XXXXXXXB to XXXXXXXXB
003С78н to 003С7Fн	DTR7	Data register 7	R/W		XXXXXXXB to XXXXXXXXB
003С80н to 003СFFн		(Reser	rved area) *		
003D00н, 003D01н	CSR	Control status register	R/W, R	CAN controller	0XXXX001в, 00XXX000в
003D02н	LEIR	Last event display register	R/W	1	000ХХ000в
003D03н		(Reser	rved area) *	•	•
003D04н, 003D05н	RTEC	Send/receive error counter	R	CAN controller	0000000в, 0000000в
003D06н, 003D07н	BTR	Bit timing register	R/W		11111111в, X1111111в
003D08н	IDER	IDE register	R/W	7	XXXXXXXXB
003D09н		(Reser	rved area) *	•	•
003D0Ан	TRTRR	Send RTR register	R/W	CAN controller	0000000В
003D0Вн		(Reser	rved area) *		
003D0Сн	RFWTR	Remote frame receive wait register	R/W	CAN controller	XXXXXXXX

# 11. Interrupt Sources, Interrupt Vectors, And Interrupt Control Registers

Intermed Course	El²OS	I	nterrup	t Vector	Interrupt C	Dula ultur*3	
Interrupt Source	Readiness	Nur	nber	Address	ICR	Address	Priority*3
Reset	×	#08	08н	FFFFDCH	-	-	High
INT 9 instruction	×	#09	09н	FFFFD8 <sub>H</sub>	-	_	<b>↑</b>
Exceptional treatment	×	#10	0Ан	FFFFD4 <sub>H</sub>	-	_	
CAN controller reception completed (RX)	,	#11	0Вн	FFFFD0 <sub>H</sub>	ICR00	0000В0н*1	
CAN controller transmission completed (TX) / Node status transition (NS)	,	#12	0Сн	FFFFCC <sub>H</sub>			
Reserved	×	#13	0Дн	FFFFC8 <sub>H</sub>	ICR01	0000В1н	
Reserved	×	#14	0Ен	FFFFC4 <sub>H</sub>			
CAN wakeup	Δ	#15	0Fн	FFFFC0 <sub>H</sub>	ICR02	0000В2н*1	
Time-base timer	×	#16	10н	FFFFBCH	-		
16-bit reload timer 0	Δ	#17	11н	FFFFB8 <sub>H</sub>	ICR03	0000ВЗн*1	
8/10-bit A/D converter	Δ	#18	12н	FFFFB4 <sub>H</sub>			
16-bit free-run timer overflow	Δ	#19	13н	FFFFB0 <sub>H</sub>	ICR04	0000В4н*1	
Reserved	×	#20	14н	FFFFACH			
Reserved	×	#21	15н	FFFFA8 <sub>H</sub>	ICR05	0000В5н*1	
PPG timer ch0, ch1 underflow	,	#22	16н	FFFFA4 <sub>H</sub>			
Input capture 0-input	Δ	#23	17н	FFFFA0 <sub>H</sub>	ICR06	0000В6н*1	
External interrupt (INT4/INT5)	Δ	#24	18н	FFFF9C <sub>H</sub>			
Input capture 1-input	Δ	#25	19н	FFFF98 <sub>H</sub>	ICR07	0000В7н*2	
PPG timer ch2, ch3 underflow	,	#26	1Ан	FFFF94 <sub>H</sub>			
External interrupt (INT6/INT7)	Δ	#27	1Вн	FFFF90 <sub>H</sub>	ICR08	0000В8н*1	
Watch timer	Δ	#28	1Сн	FFFF8C <sub>H</sub>			
Reserved	×	#29	1Dн	FFFF88 <sub>H</sub>	ICR09	0000В9н*1	
Input capture 2-input Input capture 3-input	,	#30	1Ен	FFFF84 <sub>H</sub>			
Reserved	×	#31	1Fн	FFFF80 <sub>H</sub>	ICR10	0000ВАн*1	1
Reserved	×	#32	20н	FFFF7C <sub>H</sub>			
Reserved	×	#33	21н	FFFF78 <sub>H</sub>	ICR11	0000BB <sub>H</sub> *1	
Reserved	×	#34	22н	FFFF74 <sub>H</sub>			
Reserved	×	#35	23н	FFFF70 <sub>H</sub>	ICR12	0000ВСн*1	→
16-bit reload timer 1	0	#36	24н	FFFF6C <sub>H</sub>			Low

Document Number: 002-07765 Rev. \*A Page 21 of 81

Interrupt Source	El <sup>2</sup> OS	I	nterrup	t Vector	Interrupt C	ontrol Register	Priority*3
interrupt Source	Readiness	Number		Address	ICR	Address	Filolity
UART1 reception completed	0	#37	25н	FFFF68 <sub>H</sub>	ICR13	0000BDн*1	High
UART1 transmission completed	Δ	#38	26н	FFFF64 <sub>H</sub>			<b>↑</b>
Reserved	×	#39	27н	FFFF60 <sub>H</sub>	ICR14	0000ВЕн*1	
Reserved	×	#40	28н	FFFF5CH			
Flash memory	×	#41	29н	FFFF58 <sub>H</sub>	ICR15	0000BFн*1	$\downarrow$
Delay interrupt generation module	×	#42	2Ан	FFFF54 <sub>H</sub>			Low

- O: Available
- × : Unavailable
- : Available El<sup>2</sup>OS function is provided.

 $\Delta$ : Available when a cause of interrupt sharing a same ICR is not used.

- \*1
  - □ Peripheral functions sharing an ICR register have the same interrupt level.
  - □ If peripheral functions share an ICR register, only one function is available when using expanded intelligent I/O service.
  - ☐ If peripheral functions share an ICR register, a function using expanded intelligent I/O service does not allow interrupt by another function.
- \*2: Input capture 1 corresponds to El<sup>2</sup>OS, however, PPG does not. When using El<sup>2</sup>OS by input capture 1, interrupt should be disabled for PPG.
- \*3:Priority when two or more interrupts of a same level occur simultaneously.

## 12. Peripheral Resources

#### 12.1 I/O Ports

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). The MB60385 series model is provided with 5 ports (34 inputs). The ports function as input/output pins for peripheral functions also.


### I/O Port Functions


An I/O port, using port data resister (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following summarizes functions of the ports and sharing peripheral functions:

- Port 1: General-purpose input/output port, used also for PPG timer output and input capture inputs.
- Port 2: General-purpose input/output port, used also for reload timer input/output and external interrupt input.
- Port 3: General-purpose input/output port, used also for A/D converter activation trigger pin.
- Port 4: General-purpose input/output port, used also for UART input/output and CAN controller send/receive pin.
- Port 5: General-purpose input/output port, used also analog input pin.

# Watchdog Timer Block Diagram





#### 12.6 Watch Timer Outline

The watch timer is a 15-bit free-run counter that increments in synchronization with sub clock.

- Interval time is selectable among 7 choices, and generation of interrupt request is allowed for each interval.
- Provides operation clock to the subclock oscillation stabilizing wait timer and watchdog timer.
- Always uses subclock as a count clock regardless of settings of clock selection register (CKSCR).

#### **Interval Timer Function**

- In the watch timer, a bit corresponding to the interval time overflows (carry-over) when an interval time, which is specified by interval time selection bit, is reached. Then overflow flag bit is set (WTC: WTOF=1).
- If an interrupt by overflow is permitted (WTC: WTIE=1), an interrupt request is generated upon setting an overflow flag bit.
- Interval time of watch timer is selectable among the following seven choices:

#### **Interval Time of Watch Timer**


Sub Clock Cycle	Interval Time
1/SCLK (122 μs)	28/SCLK (31.25 ms)
	29/SCLK (62.5 ms)
	210/SCLK (125 ms)
	2 <sup>11</sup> /SCLK (250 ms)
	212/SCLK (500 ms)
	213/SCLK (1.0 s)
	214/SCLK (2.0 s)

SCLK: Sub clock frequency

Values in parentheses "()" are calculation when operating with 8.192 kHz clock.

Document Number: 002-07765 Rev. \*A Page 37 of 81

### 8/16-bit PPG Timer 1 Block Diagram




#### 12.13 Address Matching Detection Function Outline

The address matching detection function checks if an address of an instruction to be processed next to a currently-processed instruction is identical with an address specified in the detection address register. If the addresses match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction, and process branches to the interrupt process program. Using INT9 interrupt, this function is available for correcting program by batch processing.

### **Address Matching Detection Function Outline**

- An address of an instruction to be processed next to a currently-processed instruction of the program is always retained in an address latch via internal data bus. By the address matching detection function, the address value retained in the address latch is always compared with an address specified in detection address setting register. If the compared address values match with each other, an instruction to be processed next by CPU is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
- Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with interrupt permission bit. Generation of interrupt, which is caused by address matching between the address retained in address latch and the address specified in address setting register, is permitted and prohibited on a register-by-register basis.

Address Matching Detection Function Block Diagram



- Address latch
  - Retains address value output to internal data bus.
- Address detection control register (PACSR)

  Specifies if interrupt is permitted or prohibited when addresses match with each other.
- Detection address setting (PADR0, PADR1)

  Specifies addresses to be compared with values in address latch.

# MB90387/387S/F387/F387S MB90V495G


(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40 °C to +105 °C)

Doromotor	Cumbal	Pin Name	Conditions		Value	Unit	Remarks	
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
Power supply current*	Iccl	Vcc	Vcc = 5.0 V, Internally operating at 8 kHz, subclock operation,	_	0.3	1.2	mA	MB90F387/S
ourront			T <sub>A</sub> = + 25°C	_	40	100	μА	MB90387/S
	IccLs		Vcc = 5.0 V, Internally operating at 8 kHz, subclock, sleep mode, T <sub>A</sub> = + 25°C	_	10	30	μА	
	Ісст		Vcc = 5.0  V, Internally operating at 8 kHz, watch mode, $T_A = + 25^{\circ}\text{C}$	_	8	25	μА	
	Іссн		Stopping, T <sub>A</sub> = + 25°C	_	5	20	μА	
Input capacity	Cin	Other than AVcc, AVss, AVR, C, Vcc, Vss	-	_	5	15	pF	
Pull-up resistor	Rup	RST	_	25	50	100	kΩ	
Pull-down resistor	RDOWN	MD2	_	25	50	100	kΩ	Flash product is not provided with pull-down resistor.

<sup>\*:</sup> Test conditions of power supply current are based on a device using external clock.

Document Number: 002-07765 Rev. \*A Page 59 of 81

Rating values of alternating current is defined by the measurement reference voltage values shown below:




13.4.2 Reset Input Timing


Parameter	er Symbol Pin Name		Value	Unit	Remarks	
Parameter			Min		Offic	Remarks
Reset input time	<b>t</b> RSTL	RST	16 tcp*3	-	ns	Normal operation
			Oscillation time of oscillator*1 + 100 μs + 16 tcp*3	-		In sub clock*2, sub sleep*2, watch*2 and stop mode
			100	_	μS	In timebase timer

<sup>\*1:</sup> Oscillation time of oscillator is time that the amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.

<sup>\*3:</sup> Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).



<sup>\*2:</sup> Except for MB90F387S and MB90387S.




13.4.5 Timer Input Timing

(Vcc = 4.5 V to 5.5 V, Vss = 0.0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to +105  $^{\circ}\text{C}$ )

Parameter	Symbol Pin Name		Conditions	Va	lue	Unit	Remarks
i diametei	Gyilliboi	i iii ivailie	Conditions	Min	Max	Oiiit	Remarks
Input pulse width	<b>t</b> TIWH	TIN0, TIN1	-	4 t <sub>CP</sub> *	-	ns	
	<b>t</b> TIWL	IN0 to IN3					

<sup>\*:</sup> Refer to Clock Timing ratings for tcp (internal operation clock cycle time).

## (Continued)





$$Linear\ error\ of\ digital\ output\ N = \frac{V_{NT} - \{1\ LSB \times\ (N-1) + V_{OT}\}}{1\ LSB} [LSB]$$


 $Differential \ linear \ error \ of \ digital \ output \ N = \frac{V \ (_{N \ + \ 1}) \ _{T} - V_{NT}}{1 \ LSB} - 1 LSB \ [LSB]$ 

$$1 LSB = \frac{V_{FST} - V_{OT}}{1022}[V]$$

Voт: Voltage at which digital output transits from "000н" to "001н." VFST: Voltage at which digital output transits from "3FEH" to "3FFH."











(Continued)


















(Continued)

# 16. Package Dimension



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	_		1.70
A1	0.00	1	0.20
b	0.15		0.27
С	0.09	_	0.20
D	9.00 BSC		
D1	7.00 BSC		
е	0.50 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	_	8°

#### **NOTES**

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ⚠ TO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 \*\*

PACKAGE OUTLINE, 48 LEAD LQFP 7.0X7.0X1.7 MM LQA048 REV\*\*