



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f387pmt-gte1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f387pmt-gte1</a>

## Contents

<b>Product Lineup .....</b>	<b>4</b>	Delay Interrupt Generation Module Outline .....	42
<b>Packages And Product Models .....</b>	<b>5</b>	DTP/External Interrupt and CAN Wakeup Outline .....	43
<b>Product Comparison .....</b>	<b>5</b>	8/10-bit A/D Converter .....	45
<b>Pin Assignment .....</b>	<b>6</b>	UART Outline .....	47
<b>Pin Description .....</b>	<b>7</b>	CAN Controller .....	49
<b>I/O Circuit Type .....</b>	<b>9</b>	Address Matching Detection Function Outline .....	51
<b>Handling Devices .....</b>	<b>10</b>	ROM Mirror Function Selection Module Outline .....	52
<b>Block Diagram .....</b>	<b>12</b>	512 Kbit Flash Memory Outline .....	53
<b>Memory Map .....</b>	<b>12</b>	<b>Electrical Characteristics .....</b>	<b>55</b>
Memory Allocation of MB90385 .....	12	Absolute Maximum Rating .....	55
Memory Map .....	13	Recommended Operating Conditions .....	57
<b>I/O Map .....</b>	<b>14</b>	DC Characteristics .....	58
<b>Interrupt Sources, Interrupt Vectors, And Interrupt Control</b>		AC Characteristics .....	60
<b>Registers .....</b>	<b>21</b>	A/D Converter .....	67
<b>Peripheral Resources .....</b>	<b>22</b>	Definition of A/D Converter Terms .....	68
I/O Ports .....	22	Notes on A/D Converter Section .....	70
Time-Base Timer .....	28	Flash Memory Program/Erase Characteristics .....	70
Watchdog Timer .....	30	<b>Example Characteristics .....</b>	<b>71</b>
16-bit Input/Output Timer .....	32	<b>Ordering Information .....</b>	<b>77</b>
16-bit Reload Timer .....	35	<b>Package Dimension .....</b>	<b>78</b>
Watch Timer Outline .....	37	<b>Major Changes .....</b>	<b>79</b>
8/16-bit PPG Timer Outline .....	39	<b>Document History .....</b>	<b>80</b>
		<b>Sales, Solutions, and Legal Information .....</b>	<b>81</b>

### **Notes When Using No Sub Clock**

- If an oscillator is not connected to X0A and X1A pin, apply pull-down resistor to X0A pin and leave X1A pin open.

### **About Power Supply Pins**

- If two or more Vcc and Vss pins exist, the pins that should be at the same potential are connected to each other inside the device. For reducing unwanted emissions and preventing malfunction of strobe signals caused by increase of ground level, however, be sure to connect the Vcc and Vss pins to the power source and the ground externally.
- Pay attention to connect a power supply to Vcc and Vss of MB90385 series device in a lowest-possible impedance.
- Near pins of MB90385 series device, connecting a bypass capacitor is recommended at 0.1  $\mu$ F across Vcc pin and Vss pin.

### **Crystal Oscillator Circuit**

- Noises around X0 and X1 pins cause malfunctions on a MB90385 series device. Design a print circuit so that X0 and X1 pins, an crystal oscillator (or a ceramic oscillator), and bypass capacitor to the ground become as close as possible to each other. Furthermore, avoid wires to X0 and X1 pins crossing each other as much as possible.
- Print circuit designing that surrounds X0 and X1 pins with grounding wires, which ensures stable operation, is strongly recommended.

### **Caution on Operations during PLL Clock Mode**

- If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

### **Sequence of Turning on Power of A/D Converter and Applying Analog Input**

- Be sure to turn on digital power (Vcc) before applying signals to the A/D converter and applying analog input signals (AN0 to AN7 pins).
- Be sure to turn off the power of A/D converter and analog input before turning off the digital power source.
- Be sure not to apply AVR exceeding AVcc when turning on and off. (No problems occur if analog and digital power is turned on and off simultaneously.)

### **Handling Pins When A/D Converter is Not Used**

- If the A/D converter is not used, connect the pins under the following conditions: "AVcc=AVR=Vcc," and "AVss=Vss"

### **Note on Turning on Power**

- For preventing malfunctions on built-in step-down circuit, maintain a minimum of 50  $\mu$ s of voltage rising time (between 0.2 V and 2.7V) when turning on the power.

### **Stabilization of Supply Voltage**

- A sudden change in the supply voltage may cause the device to malfunction even within the specified Vcc supply voltage operating range. Therefore, the Vcc supply voltage should be stabilized.  
For reference, the supply voltage should be controlled so that Vcc ripple variations (peak-to-peak values) at commercial frequencies (50 Hz / 60 Hz) fall below 10% of the standard Vcc supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
000083 <sub>H</sub>	(Reserved area) *				
000084 <sub>H</sub>	TCANR	Send cancel register	W	CAN controller	00000000 <sub>B</sub>
000085 <sub>H</sub>	(Reserved area) *				
000086 <sub>H</sub>	TCR	Send completion register	R/W	CAN controller	00000000 <sub>B</sub>
000087 <sub>H</sub>	(Reserved area) *				
000088 <sub>H</sub>	RCR	Receive completion register	R/W	CAN controller	00000000 <sub>B</sub>
000089 <sub>H</sub>	(Reserved area) *				
00008A <sub>H</sub>	RRTRR	Receive RTR register	R/W	CAN controller	00000000 <sub>B</sub>
00008B <sub>H</sub>	(Reserved area) *				
00008C <sub>H</sub>	ROVRR	Receive overrun register	R/W	CAN controller	00000000 <sub>B</sub>
00008D <sub>H</sub>	(Reserved area) *				
00008E <sub>H</sub>	RIER	Receive completion interrupt permission register	R/W	CAN controller	00000000 <sub>B</sub>
00008F <sub>H</sub> to 00009D <sub>H</sub>	(Reserved area) *				
00009E <sub>H</sub>	PACSR	Address detection control register	R/W	Address matching detection function	00000000 <sub>B</sub>
00009F <sub>H</sub>	DIRR	Delay interrupt request generation/release register	R/W	Delay interrupt generation module	XXXXXXX0 <sub>B</sub>
0000A0 <sub>H</sub>	LPMCR	Lower power consumption mode control register	W,R/W	Lower power consumption mode	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	CKSCR	Clock selection register	R,R/W	Clock	11111100 <sub>B</sub>
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>	(Reserved area) *				
0000A8 <sub>H</sub>	WDTC	Watchdog timer control register	R,W	Watchdog timer	XXXXX111 <sub>B</sub>
0000A9 <sub>H</sub>	TBTC	Time-base timer control register	R/W,W	Time-base timer	1XX00100 <sub>B</sub>
0000AA <sub>H</sub>	WTC	Watch timer control register	R,R/W	Watch timer	1X001000 <sub>B</sub>
0000AB <sub>H</sub> to 0000AD <sub>H</sub>	(Reserved area) *				
0000AE <sub>H</sub>	FMCS	Flash memory control status register	R,W,R/W	512k-bit Flash memory	000X0000 <sub>B</sub>
0000AF <sub>H</sub>	(Reserved area) *				

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
003910 <sub>H</sub>	PRL0	PPG0 reload register L	R/W	8/16-bit PPG timer	XXXXXXXX <sub>B</sub>
003911 <sub>H</sub>	PRLH0	PPG0 reload register H	R/W		XXXXXXXX <sub>B</sub>
003912 <sub>H</sub>	PRL1	PPG1 reload register L	R/W		XXXXXXXX <sub>B</sub>
003913 <sub>H</sub>	PRLH1	PPG1 reload register H	R/W		XXXXXXXX <sub>B</sub>
003914 <sub>H</sub>	PRL2	PPG2 reload register L	R/W		XXXXXXXX <sub>B</sub>
003915 <sub>H</sub>	PRLH2	PPG2 reload register H	R/W		XXXXXXXX <sub>B</sub>
003916 <sub>H</sub>	PRL3	PPG3 reload register L	R/W		XXXXXXXX <sub>B</sub>
003917 <sub>H</sub>	PRLH3	PPG3 reload register H	R/W		XXXXXXXX <sub>B</sub>
003918 <sub>H</sub> to 00392F <sub>H</sub>	(Reserved area) *				
003930 <sub>H</sub> to 003BFF <sub>H</sub>	(Reserved area) *				
003C00 <sub>H</sub> to 003C0F <sub>H</sub>	RAM (General-purpose RAM)				
003C10 <sub>H</sub> to 003C13 <sub>H</sub>	IDR0	ID register 0	R/W	CAN controller	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C14 <sub>H</sub> to 003C17 <sub>H</sub>	IDR1	ID register 1	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C18 <sub>H</sub> to 003C1B <sub>H</sub>	IDR2	ID register 2	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C1C <sub>H</sub> to 003C1F <sub>H</sub>	IDR3	ID register 3	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C20 <sub>H</sub> to 003C23 <sub>H</sub>	IDR4	ID register 4	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C24 <sub>H</sub> to 003C27 <sub>H</sub>	IDR5	ID register 5	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C28 <sub>H</sub> to 003C2B <sub>H</sub>	IDR6	ID register 6	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C2C <sub>H</sub> to 003C2F <sub>H</sub>	IDR7	ID register 7	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C30 <sub>H</sub> , 003C31 <sub>H</sub>	DLCR0	DLC register 0	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C32 <sub>H</sub> , 003C33 <sub>H</sub>	DLCR1	DLC register 1	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C34 <sub>H</sub> , 003C35 <sub>H</sub>	DLCR2	DLC register 2	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C36 <sub>H</sub> , 003C37 <sub>H</sub>	DLCR3	DLC register 3	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
003C38 <sub>H</sub> , 003C39 <sub>H</sub>	DLCR4	DLC register 4	R/W	CAN controller	XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C3A <sub>H</sub> , 003C3B <sub>H</sub>	DLCR5	DLC register 5	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C3C <sub>H</sub> , 003C3D <sub>H</sub>	DLCR6	DLC register 6	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C3E <sub>H</sub> , 003C3F <sub>H</sub>	DLCR7	DLC register 7	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C40 <sub>H</sub> to 003C47 <sub>H</sub>	DTR0	Data register 0	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C48 <sub>H</sub> to 003C4F <sub>H</sub>	DTR1	Data register 1	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C50 <sub>H</sub> to 003C57 <sub>H</sub>	DTR2	Data register 2	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C58 <sub>H</sub> to 003C5F <sub>H</sub>	DTR3	Data register 3	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C60 <sub>H</sub> to 003C67 <sub>H</sub>	DTR4	Data register 4	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C68 <sub>H</sub> to 003C6F <sub>H</sub>	DTR5	Data register 5	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C70 <sub>H</sub> to 003C77 <sub>H</sub>	DTR6	Data register 6	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C78 <sub>H</sub> to 003C7F <sub>H</sub>	DTR7	Data register 7	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C80 <sub>H</sub> to 003CFF <sub>H</sub>	(Reserved area) *				
003D00 <sub>H</sub> , 003D01 <sub>H</sub>	CSR	Control status register	R/W, R	CAN controller	0XXXX001 <sub>B</sub> , 00XXX000 <sub>B</sub>
003D02 <sub>H</sub>	LEIR	Last event display register	R/W		000XX000 <sub>B</sub>
003D03 <sub>H</sub>	(Reserved area) *				
003D04 <sub>H</sub> , 003D05 <sub>H</sub>	RTEC	Send/receive error counter	R	CAN controller	00000000 <sub>B</sub> , 00000000 <sub>B</sub>
003D06 <sub>H</sub> , 003D07 <sub>H</sub>	BTR	Bit timing register	R/W		11111111 <sub>B</sub> , X1111111 <sub>B</sub>
003D08 <sub>H</sub>	IDER	IDE register	R/W		XXXXXXXX <sub>B</sub>
003D09 <sub>H</sub>	(Reserved area) *				
003D0A <sub>H</sub>	TRTRR	Send RTR register	R/W	CAN controller	00000000 <sub>B</sub>
003D0B <sub>H</sub>	(Reserved area) *				
003D0C <sub>H</sub>	RFWTR	Remote frame receive wait register	R/W	CAN controller	XXXXXXXX <sub>B</sub>

## 11. Interrupt Sources, Interrupt Vectors, And Interrupt Control Registers

Interrupt Source	E <sup>2</sup> OS Readiness	Interrupt Vector			Interrupt Control Register		Priority* <sup>3</sup>
		Number		Address	ICR	Address	
Reset	×	#08	08 <sub>H</sub>	FFFFDC <sub>H</sub>	—	—	High ↑
INT 9 instruction	×	#09	09 <sub>H</sub>	FFFFD8 <sub>H</sub>	—	—	
Exceptional treatment	×	#10	0A <sub>H</sub>	FFFFD4 <sub>H</sub>	—	—	
CAN controller reception completed (RX)	′	#11	0B <sub>H</sub>	FFFFD0 <sub>H</sub>	ICR00	0000B0 <sub>H</sub> * <sup>1</sup>	
CAN controller transmission completed (TX) / Node status transition (NS)	′	#12	0C <sub>H</sub>	FFFFCC <sub>H</sub>			
Reserved	×	#13	0D <sub>H</sub>	FFFFC8 <sub>H</sub>	ICR01	0000B1 <sub>H</sub>	
Reserved	×	#14	0E <sub>H</sub>	FFFFC4 <sub>H</sub>			
CAN wakeup	Δ	#15	0F <sub>H</sub>	FFFFC0 <sub>H</sub>	ICR02	0000B2 <sub>H</sub> * <sup>1</sup>	
Time-base timer	×	#16	10 <sub>H</sub>	FFFFBC <sub>H</sub>			
16-bit reload timer 0	Δ	#17	11 <sub>H</sub>	FFFFB8 <sub>H</sub>	ICR03	0000B3 <sub>H</sub> * <sup>1</sup>	
8/10-bit A/D converter	Δ	#18	12 <sub>H</sub>	FFFFB4 <sub>H</sub>			
16-bit free-run timer overflow	Δ	#19	13 <sub>H</sub>	FFFFB0 <sub>H</sub>	ICR04	0000B4 <sub>H</sub> * <sup>1</sup>	
Reserved	×	#20	14 <sub>H</sub>	FFFFAC <sub>H</sub>			
Reserved	×	#21	15 <sub>H</sub>	FFFFA8 <sub>H</sub>	ICR05	0000B5 <sub>H</sub> * <sup>1</sup>	
PPG timer ch0, ch1 underflow	′	#22	16 <sub>H</sub>	FFFFA4 <sub>H</sub>			
Input capture 0-input	Δ	#23	17 <sub>H</sub>	FFFFA0 <sub>H</sub>	ICR06	0000B6 <sub>H</sub> * <sup>1</sup>	
External interrupt (INT4/INT5)	Δ	#24	18 <sub>H</sub>	FFFF9C <sub>H</sub>			
Input capture 1-input	Δ	#25	19 <sub>H</sub>	FFFF98 <sub>H</sub>	ICR07	0000B7 <sub>H</sub> * <sup>2</sup>	
PPG timer ch2, ch3 underflow	′	#26	1A <sub>H</sub>	FFFF94 <sub>H</sub>			
External interrupt (INT6/INT7)	Δ	#27	1B <sub>H</sub>	FFFF90 <sub>H</sub>	ICR08	0000B8 <sub>H</sub> * <sup>1</sup>	
Watch timer	Δ	#28	1C <sub>H</sub>	FFFF8C <sub>H</sub>			
Reserved	×	#29	1D <sub>H</sub>	FFFF88 <sub>H</sub>	ICR09	0000B9 <sub>H</sub> * <sup>1</sup>	
Input capture 2-input Input capture 3-input	′	#30	1E <sub>H</sub>	FFFF84 <sub>H</sub>			
Reserved	×	#31	1F <sub>H</sub>	FFFF80 <sub>H</sub>	ICR10	0000BA <sub>H</sub> * <sup>1</sup>	
Reserved	×	#32	20 <sub>H</sub>	FFFF7C <sub>H</sub>			
Reserved	×	#33	21 <sub>H</sub>	FFFF78 <sub>H</sub>	ICR11	0000BB <sub>H</sub> * <sup>1</sup>	
Reserved	×	#34	22 <sub>H</sub>	FFFF74 <sub>H</sub>			
Reserved	×	#35	23 <sub>H</sub>	FFFF70 <sub>H</sub>	ICR12	0000BC <sub>H</sub> * <sup>1</sup>	
16-bit reload timer 1	○	#36	24 <sub>H</sub>	FFFF6C <sub>H</sub>			

Interrupt Source	EI <sup>2</sup> OS Readiness	Interrupt Vector		Interrupt Control Register		Priority* <sup>3</sup>
		Number	Address	ICR	Address	
UART1 reception completed	⊙	#37	25 <sub>H</sub>	FFFF68 <sub>H</sub>	ICR13	High ↑
UART1 transmission completed	Δ	#38	26 <sub>H</sub>	FFFF64 <sub>H</sub>		
Reserved	×	#39	27 <sub>H</sub>	FFFF60 <sub>H</sub>	ICR14	
Reserved	×	#40	28 <sub>H</sub>	FFFF5C <sub>H</sub>		
Flash memory	×	#41	29 <sub>H</sub>	FFFF58 <sub>H</sub>	ICR15	↓ Low
Delay interrupt generation module	×	#42	2A <sub>H</sub>	FFFF54 <sub>H</sub>		

○ : Available

× : Unavailable

⊙ : Available EI<sup>2</sup>OS function is provided.

Δ: Available when a cause of interrupt sharing a same ICR is not used.

\*1:

- Peripheral functions sharing an ICR register have the same interrupt level.
- If peripheral functions share an ICR register, only one function is available when using expanded intelligent I/O service.
- If peripheral functions share an ICR register, a function using expanded intelligent I/O service does not allow interrupt by another function.

\*2: Input capture 1 corresponds to EI<sup>2</sup>OS, however, PPG does not. When using EI<sup>2</sup>OS by input capture 1, interrupt should be disabled for PPG.

\*3: Priority when two or more interrupts of a same level occur simultaneously.

## 12. Peripheral Resources

### 12.1 I/O Ports

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). The MB60385 series model is provided with 5 ports (34 inputs). The ports function as input/output pins for peripheral functions also.

#### I/O Port Functions


An I/O port, using port data register (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following summarizes functions of the ports and sharing peripheral functions:


- Port 1: General-purpose input/output port, used also for PPG timer output and input capture inputs.
- Port 2: General-purpose input/output port, used also for reload timer input/output and external interrupt input.
- Port 3: General-purpose input/output port, used also for A/D converter activation trigger pin.
- Port 4: General-purpose input/output port, used also for UART input/output and CAN controller send/receive pin.
- Port 5: General-purpose input/output port, used also analog input pin.



### Watchdog Timer Block Diagram



# Input Capture Block Diagram



## 12.6 Watch Timer Outline

The watch timer is a 15-bit free-run counter that increments in synchronization with sub clock.

- Interval time is selectable among 7 choices, and generation of interrupt request is allowed for each interval.
- Provides operation clock to the subclock oscillation stabilizing wait timer and watchdog timer.
- Always uses subclock as a count clock regardless of settings of clock selection register (CKSCR).

### Interval Timer Function

- In the watch timer, a bit corresponding to the interval time overflows (carry-over) when an interval time, which is specified by interval time selection bit, is reached. Then overflow flag bit is set (WTC: WTOF=1).
- If an interrupt by overflow is permitted (WTC: WTIE=1), an interrupt request is generated upon setting an overflow flag bit.
- Interval time of watch timer is selectable among the following seven choices:


### Interval Time of Watch Timer

Sub Clock Cycle	Interval Time
1/SCLK (122 $\mu$ s)	2 <sup>8</sup> /SCLK (31.25 ms)
	2 <sup>9</sup> /SCLK (62.5 ms)
	2 <sup>10</sup> /SCLK (125 ms)
	2 <sup>11</sup> /SCLK (250 ms)
	2 <sup>12</sup> /SCLK (500 ms)
	2 <sup>13</sup> /SCLK (1.0 s)
	2 <sup>14</sup> /SCLK (2.0 s)

SCLK: Sub clock frequency

Values in parentheses “( )” are calculation when operating with 8.192 kHz clock.

# 8/16-bit PPG Timer 1 Block Diagram



— : Undefined  
Reserved: Reserved bit  
HCLK : Oscillation clock frequency  
φ : Machine clock frequency  
\* : Interrupt output of 8/16-bit PPG timer 1 is incorporated into one by the OR circuit against interrupt output of 8/16-bit PPG timer 0.


### 12.13 Address Matching Detection Function Outline

The address matching detection function checks if an address of an instruction to be processed next to a currently-processed instruction is identical with an address specified in the detection address register. If the addresses match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction, and process branches to the interrupt process program. Using INT9 interrupt, this function is available for correcting program by batch processing.

#### Address Matching Detection Function Outline

- An address of an instruction to be processed next to a currently-processed instruction of the program is always retained in an address latch via internal data bus. By the address matching detection function, the address value retained in the address latch is always compared with an address specified in detection address setting register. If the compared address values match with each other, an instruction to be processed next by CPU is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
- Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with interrupt permission bit. Generation of interrupt, which is caused by address matching between the address retained in address latch and the address specified in address setting register, is permitted and prohibited on a register-by-register basis.

#### Address Matching Detection Function Block Diagram




- Address latch  
Retains address value output to internal data bus.
- Address detection control register (PACSR)  
Specifies if interrupt is permitted or prohibited when addresses match with each other.
- Detection address setting (PADR0, PADR1)  
Specifies addresses to be compared with values in address latch.

(V<sub>CC</sub> = 5.0 V ±10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current*	I <sub>CC</sub> L	V <sub>CC</sub>	V <sub>CC</sub> = 5.0 V, Internally operating at 8 kHz, subclock operation, T <sub>A</sub> = + 25°C	—	0.3	1.2	mA	MB90F387/S
				—	40	100	μA	MB90387/S
	I <sub>CC</sub> LS		V <sub>CC</sub> = 5.0 V, Internally operating at 8 kHz, subclock, sleep mode, T <sub>A</sub> = + 25°C	—	10	30	μA	
	I <sub>CC</sub> T		V <sub>CC</sub> = 5.0 V, Internally operating at 8 kHz, watch mode, T <sub>A</sub> = + 25°C	—	8	25	μA	
	I <sub>CC</sub> H		Stopping, T <sub>A</sub> = + 25°C	—	5	20	μA	
Input capacity	C <sub>IN</sub>	Other than AV <sub>CC</sub> , AV <sub>SS</sub> , AVR, C, V <sub>CC</sub> , V <sub>SS</sub>	—	—	5	15	pF	
Pull-up resistor	R <sub>UP</sub>	RST	—	25	50	100	kΩ	
Pull-down resistor	R <sub>DOWN</sub>	MD2	—	25	50	100	kΩ	Flash product is not provided with pull-down resistor.

\*: Test conditions of power supply current are based on a device using external clock.

Rating values of alternating current is defined by the measurement reference voltage values shown below:




#### 13.4.2 Reset Input Timing

Parameter	Symbol	Pin Name	Value		Unit	Remarks
			Min	Max		
Reset input time	trSTL	RST	16 tCP*3	—	ns	Normal operation
			Oscillation time of oscillator*1 + 100 μs + 16 tCP*3	—	—	In sub clock*2, sub sleep*2, watch*2 and stop mode
			100	—	μs	In timebase timer


\*1: Oscillation time of oscillator is time that the amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.

\*2: Except for MB90F387S and MB90387S.


\*3: Refer to "(1) Clock timing" ratings for tCP (internal operation clock cycle time).



• Internal shift clock mode



• External shift clock mode



13.4.5 Timer Input Timing


( $V_{CC} = 4.5 V$  to  $5.5 V$ ,  $V_{SS} = 0.0 V$ ,  $T_A = -40 ^\circ C$  to  $+105 ^\circ C$ )

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$	TIN0, TIN1	—	$4 t_{CP}^*$	—	ns	
	$t_{TIWL}$	IN0 to IN3					

\*: Refer to Clock Timing ratings for  $t_{CP}$  (internal operation clock cycle time).



(Continued)






$$\text{Linear error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} [\text{LSB}]$$

$$\text{Differential linear error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB} [\text{LSB}]$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} [\text{V}]$$




$V_{OT}$ : Voltage at which digital output transits from "000<sub>H</sub>" to "001<sub>H</sub>."




$V_{FST}$ : Voltage at which digital output transits from "3FE<sub>H</sub>" to "3FF<sub>H</sub>."



(Continued)


(Continued)





(Continued)

## 16. Package Dimension



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.15	—	0.27
c	0.09	—	0.20
D	9.00 BSC		
D1	7.00 BSC		
e	0.50 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	—	8°

### NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBER PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 \*\*

PACKAGE OUTLINE, 48 LEAD LQFP  
7.0X7.0X1.7 MM LQA048 REV\*\*