



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Product Status Core Processor	Obsolete F ² MC-16LX
Core Size	
	16-Bit
peed	16MHz
Connectivity	CANbus, SCI, UART/USART
Peripherals	POR, WDT
lumber of I/O	36
rogram Memory Size	64KB (64K x 8)
rogram Memory Type	FLASH
EPROM Size	-
AM Size	2K x 8
oltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
ata Converters	A/D 8x8/10b
Oscillator Type	External
perating Temperature	-40°C ~ 105°C (TA)
Nounting Type	Surface Mount
ackage / Case	48-LQFP
upplier Device Package	48-LQFP (7x7)
urchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f387spmcr-gs-n2e1

16-bit Microcontrollers F2MC-16LX MB90385 Series

MB90385 series devices are general-purpose high-performance 16-bit micro controllers designed for process control of consumer products, which require high-speed real-time processing. The devices of this series have the built-in full-CAN interface.

The system, inheriting the architecture of F²MC family, employs additional instruction ready for high-level languages, expanded addressing mode, enhanced multiply-divide instructions, and enriched bit-processing instructions. Furthermore, employment of 32-bit accumulator achieves processing of long-word data (32 bits).

The peripheral resources of MB90385 series include the following:

8/10-bit A/D converter, UART (SCI), 8/16-bit PPG timer, 16-bit input-output timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

Features

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 4 times of oscillation clock (for 4-MHz oscillation clock, 4 MHz to 16 MHz).
- Operation by sub-clock (8.192 kHz) is allowed. (MB90387, MB90F387)
- Minimum execution time of instruction: 62.5 ns (when operating with 4-MHz oscillation clock, and 4-time multiplied PLL clock).

16 Mbyte CPU memory Space

■ 24-bit internal addressing

Instruction System Best Suited to Controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

Instruction System Compatible with High-level Language (C language) and Multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

Increased Processing Speed

■ 4-byte instruction queue

Powerful Interrupt Function with 8 Levels and 34 Factors

Automatic Data Transfer Function Independent of CPU

■ Expanded intelligent I/O service function (EI² OS): Maximum of 16 channels

Low Power Consumption (standby) Mode

■ Sleep mode (a mode that halts CPU operating clock)

- Time-base timer mode (a mode that operates oscillation clock, sub clock, time-base timer and watch timer only)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

Process

■ CMOS technology

I/O Port

■ General-purpose input/output port (CMOS output):

MB90387, MB90F387: 34 ports (including 4 high-current output ports)

MB90387S, MB90F387S: 36 ports (including 4 high-current output ports)

Timer

- Time-base timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit x 4 channels, or 16-bit x 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
 - 16-bit free run timer: 1 channel
 - □ 16-bit input capture: (ICU): 4 channels

Interrupt request is issued upon latching a count value of 16-bit free run timer by detection of an edge on pin input.

CAN Controller: 1 channel

- Compliant with Ver2.0A and Ver2.0B CAN specifications
- 8 built-in message buffers
- Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock)
- CAN wake-up

UART (SCI): 1 channel


- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

1. Product Lineup

Parameter	Part Number	MB90F387 MB90F387S	MB90387 MB90387S	MB90V495G			
Classification		Flash ROM	Mask ROM	Evaluation product			
ROM capacity		64 Kby	tes	_			
RAM capacity		2 Kbyt	es	6 Kbytes			
Process			CMOS	<u> </u>			
Package		LQFP-48 (pin pit	ch 0.50 mm)	PGA-256			
Operating powe	r supply voltage	3.5 V to 5	5.5 V	4.5 V to 5.5 V			
Special power s emulator*1	upply for	-		None			
CPU functions		Number of basic instructions Instruction bit length Instruction length Data bit length	: 351 instructions : 8 bits and 16 bits : 1 byte to 7 bytes : 1 bit, 8 bits, 16 bits				
		Minimum instruction execution til					
		Interrupt processing time: 1.5 μs	•	· · · · · · · · · · · · · · · · · · ·			
Low power cons (standby) mode		Sleep mode / Watch mode / Time	e-base timer mode / Stop mo	ode / CPU intermittent			
I/O port		General-purpose input/output ports (CMOS output): 34 ports (36 ports*2) including 4 high-current output ports (P14 to P17)					
Time-base timer		18-bit free-run counter Interrupt cycle: 1.024 ms, 4.096 ms, 16.834 ms, 131.072 ms (with oscillation clock frequency at 4 MHz)					
Watchdog timer		Reset generation cycle: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (with oscillation clock frequency at 4 MHz)					
16-bit input/ output timer	16-bit free-run timer	Number of channels: 1 Interrupt upon occurrence of overflow					
	Input capture	Number of channels: 4 Retaining free-run timer value set by pin input (rising edge, falling edge, and both ed					
16-bit reload tim	er	Number of channels: 2 16-bit reload timer operation Count clock cycle: 0.25 μs, 0.5 μs, 2.0 μs (at 16-MHz machine clock frequency) External event count is allowed.					
Watch timer		15-bit free-run counter Interrupt cycle: 31.25 ms, 62.5 ms, 12 ms, 250 ms, 500 ms, 1.0 s, 2.0 s (with 8.192 kHz sub clock)					
8/16-bit PPG timer		Number of channels: 2 (four 8-bi PPG operation is allowed with fo Outputting pulse wave of arbitrar Count clock: 62.5 ns to 1 µs (with 16 MHz machine clock)	ur 8-bit channels or two 16-b	oit channels.			
Delay interrupt of	generator module	Interrupt generator module for task switching. Used for realtime OS.					
DTP/External in	terrupt	Number of inputs: 4 Activated by rising edge, falling edge, "H" level or "L" level input. External interrupt or expanded intelligent I/O service (EI ² OS) is available.					

Document Number: 002-07765 Rev. *A Page 4 of 81

8. Block Diagram




9. Memory Map

MB90385 series allows specifying a memory access mode "single chip mode."

9.1 Memory Allocation of MB90385

MB90385 series model has 24-bit wide internal address bus and up to 24-bit bus of external address bus. A maximum of 16-Mbyte memory space of external access memory is accessible.

9.2 Memory Map



Note: When internal ROM is operating, F²MC-16LX allows viewing ROM data image on FF bank at upper-level of 00 bank. This function is called "mirroring ROM," which allows effective use of C compiler small model.

F²MC-16LX assigns the same low order 16-bit address to FF bank and 00 bank, which allows referencing table in ROM without specifying "far" using pointer.


For example, when accessing to "00C000H", ROM data at "FFC000H" is accessed actually. However, because ROM area of FF bank exceeds 48 Kbytes, viewing all areas is not possible on 00 bank image. Because ROM data of "FF4000H" to "FFFFFH" is viewed on "004000H" to "00FFFFH" image, store a ROM data table in area "FF4000H" to "FFFFFFH."

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value
000083н		(Reserve	ed area) *	1	
000084н	TCANR	Send cancel register	W	CAN controller	0000000В
000085н		(Reserve	ed area) *		
000086н	TCR	Send completion register	R/W	CAN controller	0000000В
000087н		(Reserve	ed area) *		
000088н	RCR	Receive completion register	R/W	CAN controller	0000000В
000089н		(Reserve	ed area) *		
00008Ан	RRTRR	Receive RTR register	R/W	CAN controller	0000000В
00008Вн		(Reserve	ed area) *		
00008Сн	ROVRR	Receive overrun register	R/W	CAN controller	0000000В
00008Dн		(Reserve	ed area) *		
00008Ен	RIER	Receive completion interrupt permission register	R/W	CAN controller	0000000В
00008Fн to 00009Dн		(Reserve	ed area) *		
00009Ен	PACSR	Address detection control register	R/W	Address matching detection function	0000000В
00009Fн	DIRR	Delay interrupt request generation/ release register	R/W	Delay interrupt generation module	XXXXXXX0 _B
0000А0н	LPMCR	Lower power consumption mode control register	W,R/W	Lower power consumption mode	00011000в
0000А1н	CKSCR	Clock selection register	R,R/W	Clock	11111100в
0000A2н to 0000A7н		(Reserve	ed area) *		
0000А8н	WDTC	Watchdog timer control register	R,W	Watchdog timer	XXXXX111 _B
0000А9н	TBTC	Time-base timer control register	R/W,W	Time-base timer	1ХХ00100в
0000ААн	WTC	Watch timer control register	R,R/W	Watch timer	1Х001000в
0000ABн to 0000ADн		(Reserve	ed area) *		
0000АЕн	FMCS	Flash memory control status register	R,W,R/W	512k-bit Flash memory	000Х0000в
0000АГн		(Reserve	ed area) *		

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value		
003910н	PRLL0	PPG0 reload register L	R/W	8/16-bit PPG timer	XXXXXXXXB		
003911н	PRLH0	PPG0 reload register H	R/W		XXXXXXXXB		
003912н	PRLL1	PPG1 reload register L	R/W		XXXXXXXXB		
003913н	PRLH1	PPG1 reload register H	XXXXXXXXB				
003914н	PRLL2	PPG2 reload register L	R/W		XXXXXXXXB		
003915н	PRLH2	PPG2 reload register H	R/W		XXXXXXXXB		
003916н	PRLL3	PPG3 reload register L	R/W		XXXXXXXXB		
003917н	PRLH3	PPG3 reload register H	R/W		XXXXXXXXB		
003918н to 00392Fн			(Reserved area) *				
003930н to 003BFFн			(Reserved area) *				
003С00н to 003С0Fн		RAM	(General-purpose R	AM)			
003С10н to 003С13н	IDR0	ID register 0	R/W	CAN controller	XXXXXXXB to XXXXXXXXB		
003С14н to 003С17н	IDR1	ID register 1	R/W		XXXXXXXB to XXXXXXXXB		
003С18н to 003С1Вн	IDR2	ID register 2	R/W		XXXXXXXB to XXXXXXXXB		
003С1Сн to 003С1Fн	IDR3	ID register 3	R/W		XXXXXXXB to XXXXXXXXB		
003С20н to 003С23н	IDR4	ID register 4	R/W		XXXXXXXB to XXXXXXXXB		
003С24н to 003С27н	IDR5	ID register 5	R/W		XXXXXXXB to XXXXXXXXB		
003С28н to 003С2Вн	IDR6	ID register 6	R/W		XXXXXXXB to XXXXXXXXB		
003С2Сн to 003С2Fн	IDR7	ID register 7	R/W		XXXXXXXB to XXXXXXXXB		
003С30н, 003С31н	DLCR0	DLC register 0	R/W		XXXXXXXX _B , XXXXXXXX _B		
003С32н, 003С33н	DLCR1	DLC register 1	R/W		XXXXXXXX _B , XXXXXXXX _B		
003С34н, 003С35н	DLCR2	DLC register 2	R/W		XXXXXXXB, XXXXXXXXB		
003С36н, 003С37н	DLCR3	DLC register 3	R/W		XXXXXXX _B , XXXXXXXX _B		

Address	Register Abbreviation	Register	Read/ Write	Resource	Initial Value		
003С38н, 003С39н	DLCR4	DLC register 4	R/W	CAN controller	XXXXXXXX _B , XXXXXXXX _B		
003С3Ан, 003С3Вн	DLCR5	DLC register 5	R/W		XXXXXXX _B , XXXXXXXX _B		
003С3Сн, 003С3Dн	DLCR6	DLC register 6	R/W		XXXXXXX _B , XXXXXXXX _B		
003С3Ен, 003С3Fн	DLCR7	DLC register 7	R/W		XXXXXXX _B , XXXXXXXX _B		
003С40н to 003С47н	DTR0	Data register 0	R/W		XXXXXXXB to XXXXXXXXB		
003С48н to 003С4Fн	DTR1	Data register 1	R/W		XXXXXXXB to XXXXXXXXB		
003С50н to 003С57н	DTR2	Data register 2	R/W		XXXXXXXB to XXXXXXXXB		
003С58н to 003С5Fн	DTR3	Data register 3	R/W		XXXXXXXB to XXXXXXXXB		
003С60н to 003С67н	DTR4	Data register 4	R/W		XXXXXXXB to XXXXXXXXB		
003С68н to 003С6Fн	DTR5	Data register 5	R/W		XXXXXXXB to XXXXXXXB		
003С70н to 003С77н	DTR6	Data register 6	R/W		XXXXXXXB to XXXXXXXXB		
003С78н to 003С7Fн	DTR7	Data register 7	R/W		XXXXXXXB to XXXXXXXXB		
003С80н to 003СFFн		(Reser	rved area) *				
003D00н, 003D01н	CSR	Control status register	R/W, R	CAN controller	0XXXX001в, 00XXX000в		
003D02н	LEIR	Last event display register	R/W	1	000ХХ000в		
003D03н		(Reser	rved area) *	•	•		
003D04н, 003D05н	RTEC	Send/receive error counter	R	CAN controller	0000000в, 0000000в		
003D06н, 003D07н	BTR	Bit timing register	R/W		11111111в, X1111111в		
003D08н	IDER	IDE register	R/W		XXXXXXXXB		
003D09н		(Reser	rved area) *	•	•		
003D0Ан	TRTRR	Send RTR register	R/W	CAN controller	0000000В		
003D0Вн		(Reser	rved area) *				
003D0Сн	RFWTR	Remote frame receive wait register	R/W	CAN controller	XXXXXXXX		

Port 4 Pins Block Diagram




Port 4 Registers

- Port 4 registers include port 4 data register (PDR4) and port 4 direction register (DDR4).
- The bits configuring the register correspond to port 4 pins on a one-to-one basis.

Relation between Port 4 Registers and Pins

Port Name	Bits of Register and Corresponding Pins								
Port 4	PDR4, DDR4	-	-	-	bit4	bit3	bit2	bit1	bit0
	Corresponding pins	-	-	-	P44	P43	P42	P41	P40

Port 5 Pins Block Diagram




Port 5 Registers

- Port 5 registers include port 5 data register (PDR5), port 5 direction register (DDR5), and analog input permission register (ADER).
- Analog input permission register (ADER) allows or disallows input of analog signal to the analog input pin.
- The bits configuring the register correspond to port 5 pins on a one-to-one basis.

Relation between Port 5 Registers and Pins

Port Name	Bits of Register and Corresponding Pins										
Port 5	PDR5, DDR5	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
	ADER	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0		
	Corresponding pins	P57	P56	P55	P54	P53	P52	P51	P50		

Time-base Timer Block Diagram



Actual interrupt request number of time-base timer is as follows:

Interrupt request number: #16 (10H)


16-bit Free-run Timer

Counter value of 16-bit free-run timer is used as reference time (base time) of input capture.

Input Capture

Input capture detects rising edge, falling edge or both edges and retains a counter value of 16-bit free-run timer. Detection of edge on input signal is allowed to generate interrupt.

16-bit Free-run Timer Block Diagram



Detailed Pin Assignment on Block Diagram

The 16-bit input/output timer includes a 16-bit free-run timer. Interrupt request number of the 16-bit free-run timer is as follows: Interrupt request number: 19 (13H)

Prescaler

The prescaler divides a machine clock and provides a counter clock to the 16-bit up counter. Dividing ratio of the machine clock is specified by timer counter control status register (TCCS) among four values.

Timer Counter Data Register (TCDT)

The timer counter data register is a 16-bit up counter. A current counter value of the 16-bit free-run timer is read. Writing a value during halt of the counter allows setting an arbitrary counter value.

12.10 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog input voltage into 8-bit or 10/bit digital value, using the RC-type successive approximation conversion method.

- Input signal is selected among 8 channels of analog input pins.
- Activation trigger is selected among software trigger, internal timer output, and external trigger.

Functions of 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog voltage (input voltage) input to analog input pin into an 8-bit or 10-bit digital value (A/D conversion).

The 8/10-bit A/D converter has the following functions:


- A/D conversion takes a minimum of 6.12 µs* for 1 channel, including sampling time. (A/D conversion)
- Sampling of one channel takes a minimum of 2.0 µs*.
- RC-type successive approximation conversion method, with sample & hold circuit is used for conversion.
- Resolution of either 8 bits or 10 bits is specifiable.
- A maximum of 8 channels of analog input pins are allowed for use.
- Generation of interrupt request is allowed, by storing A/D conversion result in A/D data register.
- Activation of El²OS is allowed upon occurrence of an interrupt request. With use of El²OS, data loss is avoided even if A/D conversion is performed successively.
- An activation trigger is selectable among software trigger, internal timer output, and external trigger (fall edge).
- : When operating with 16 MHz machine clock

8/10-bit A/D Converter Conversion Mode

Conversion Mode	Description
Singular conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function stops.
Sequential conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function resumes from the start channel.
Pausing conversion mode	The A/D conversion is performed by pausing at each channel. Upon completion of A/D conversion on an end channel, A/D conversion and pause functions resume from the start channel.

Document Number: 002-07765 Rev. *A Page 45 of 81

8/10-bit A/D Converter Block Diagram



12.12 CAN Controller

The Controller Area Network (CAN) is a serial communication protocol compliant with CANVer2.0A and Ver2.0B. The protocol allows data transmission and reception in both standard frame format and expanded frame format.

Features of CAN Controller

- CAN controller format is compliant with CANVer2.0A and Ver2.0B.
- The protocol allows data transmission and reception in standard frame format and expanded frame format.
- Automatic transmission of data frame by remote frame reception is allowed.
- Baud rate ranges from 10 kbps to 1 Mbps (with 16-MHz machine clock).

Table 12-5. Data Transmission Baud Rate

Machine Clock	Baud Rate (Max)
16 MHz	1 Mbps
12 MHz	1 Mbps
8 MHz	1 Mbps
4 MHz	500 kbps
2 MHz	250 kbps

- Provided with 8 transmission/reception message buffers.
- Transmission/reception is allowed at ID 11 bit in standard format, and at ID 29 bit in expanded frame format.
- Specifying 0 byte to 8 bytes is allowed in message data.
- Multi-level message buffer configuration is allowed.
- CAN controller has two built-in acceptance masks. Mask settings are independently allowed for the two acceptance masks on reception IDs.
- The two acceptance masks allow reception in standard frame format and expanded frame format.
- For types of masking, all-bit comparison, all-bit masking, and partial masking with acceptance mask register 0/1, are specifiable.

Document Number: 002-07765 Rev. *A Page 49 of 81

13. Electrical Characteristics

13.1 Absolute Maximum Rating

Donomotor	Comple of	Ra	ting	Unit	Domonico
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6.0	V	
	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc*2
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR*2
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	*3
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*3
Maximum clamp current	ICLAMP	- 2.0	+ 2.0	mA	*7
Total maximum clamp current	Σ ICLAMP	_	20	mA	*7
"L" level maximum output current	lo _{L1}	_	15	mA	Normal output*4
	lol2	_	40	mA	High-current output*4
"L" level average output current	lolav1	_	4	mA	Normal output*5
	lolav2	_	30	mA	High-current output*5
"L" level maximum total output current	Σ lol1	_	125	mA	Normal output
	Σlol2	_	160	mA	High-current output
"L" level average total output current	Σ l olav1	_	40	mA	Normal output*6
	Σ l olav2	_	40	mA	High-current output*6
"H" level maximum output current	Іон1	_	-15	mA	Normal output*4
	І ОН2	_	-40	mA	High-current output*4
"H" level average output current	Iohav1	_	-4	mA	Normal output*5
	IOHAV2	_	-30	mA	High-current output*5
"H" level maximum total output current	ΣІон1	_	-125	mA	Normal output
	ΣІон2	_	-160	mA	High-current output
"H" level average total output current	ΣΙομαν1	_	-40	mA	Normal output*6
	ΣΙομαν2	_	-40	mA	High-current output*6
Power consumption	PD	_	245	mW	
Operating temperature	TA	-40	+105	°C	
Storage temperature	Tstg	-55	+150	°C	

^{*1:} The parameter is based on Vss = AVss = 0.0 V.

*7

Document Number: 002-07765 Rev. *A Page 55 of 81

^{*2:} AVcc and AVR should not exceed Vcc.

^{*3:} V_I and V_O should not exceed Vcc + 0.3 V. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

^{*4:} A peak value of an applicable one pin is specified as a maximum output current.

^{*5:} An average current value of an applicable one pin within 100 ms is specified as an average output current. (Average value is found by multiplying operating current by operating rate.)

^{*6:} An average current value of all pins within 100 ms is specified as an average total output current. (Average value is found by multiplying operating current by operating rate.)

Applicable to pins: P10 to P17, P20 to P27, P30 to P33, P35*, P36*, P37, P40 to P44, P50 to P57
 *: P35 and P36 are MB90387S and MB90F387S only.


MB90387/387S/F387/F387S MB90V495G

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40 °C to +105 °C)

Doromotor	Symbol	Pin Name	Conditions		Value		Unit	Remarks
Parameter	ter Symbol Fill Name Col		Conditions	Min	Тур	Max	Unit	Remarks
Power supply current*	Iccl	Vcc	Vcc = 5.0 V, Internally operating at 8 kHz, subclock operation,	_	0.3	1.2	mA	MB90F387/S
ourront			T _A = + 25°C	_	40	100	μА	MB90387/S
	Iccls		Vcc = 5.0 V, Internally operating at 8 kHz, subclock, sleep mode, T _A = + 25°C	_	10	30	μА	
	Ісст		Vcc = 5.0 V, Internally operating at 8 kHz, watch mode, $T_A = + 25^{\circ}\text{C}$	_	8	25	μА	
	Іссн		Stopping, T _A = + 25°C	_	5	20	μА	
Input capacity	Cin	Other than AVcc, AVss, AVR, C, Vcc, Vss	-	_	5	15	pF	
Pull-up resistor	Rup	RST	_	25	50	100	kΩ	
Pull-down resistor	RDOWN	MD2	_	25	50	100	kΩ	Flash product is not provided with pull-down resistor.

^{*:} Test conditions of power supply current are based on a device using external clock.

Document Number: 002-07765 Rev. *A Page 59 of 81



13.4.4 UART Timing

(Vcc = 4.5 V to 5.5 V, Vss = 0.0 V, TA = $-40~^{\circ}C$ to $+105~^{\circ}C$)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
Farameter	Symbol	Fill Name	Conditions	Min	Max	Offic	Remarks
Serial clock cycle time	tscyc	SCK1	Internal shift clock	4 tcp*	-	ns	
$SCK \downarrow \to SOT$ delay time	t slov	SCK1, SOT1	mode output pin is: CL = 80 pF+1TTL.	-80	+80	ns	
Valid SIN → SCK ↑	tıvsн	SCK1, SIN1		100	-	ns	
$SCK \uparrow \rightarrow valid SIN hold time$	t shix	SCK1, SIN1		60	-	ns	
Serial clock "H" pulse width	t shsl	SCK1	External shift clock	2 tcp*	-	ns	
Serial clock "L" pulse width	t slsh	SCK1	mode output pin is: CL = 80 pF+1TTL.	2 tcp*	-	ns	
$SCK \downarrow \to SOT$ delay time	tsLov	SCK1, SOT1	00 pt 7 1 1 2	-	150	ns	
Valid SIN → SCK ↑	tıvsн	SCK1, SIN1		60	_	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	t shix	SCK1, SIN1		60	_	ns	


^{*:} Refer to Clock Timing ratings for top (internal operation clock cycle time).

Notes:

- AC Characteristics in CLK synchronous mode.
- C_L is a load capacitance value on pins for testing.

Document Number: 002-07765 Rev. *A Page 64 of 81

(Continued)




$$Linear\ error\ of\ digital\ output\ N = \frac{V_{NT} - \{1\ LSB \times\ (N-1) + V_{OT}\}}{1\ LSB} [LSB]$$

 $Differential \ linear \ error \ of \ digital \ output \ N = \frac{V \ (_{N \ + \ 1}) \ _{T} - V_{NT}}{1 \ LSB} - 1 LSB \ [LSB]$

$$1 LSB = \frac{V_{FST} - V_{OT}}{1022}[V]$$

Voт: Voltage at which digital output transits from "000н" to "001н." VFST: Voltage at which digital output transits from "3FEH" to "3FFH."

16. Package Dimension



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
А	_		1.70
A1	0.00	1	0.20
b	0.15		0.27
С	0.09	_	0.20
D	9.00 BSC		
D1	7.00 BSC		
е	0.50 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	_	8°

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ⚠ TO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 **

PACKAGE OUTLINE, 48 LEAD LQFP 7.0X7.0X1.7 MM LQA048 REV**